T-49-11-00

DM74AS881B 4-Bit Arithmetic Logic **Unit/Function Generator**

General Description

The DM74AS881B is an arithmetic logic unit (ALU)/function generator that has a complexity of 77 equivalent gates, respectively, on a monolithic chip. These circuits perform 16 binary arithmetic operations on two 4-bit words, as shown in Tables I and II. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low level voltage to the mode control input (M). A full carry look-ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade outputs (pins 15 and 17) for the four bits in the package. When used in conjunction with the DM74AS882 full carry look-ahead circuits, high speed arithmetic operations can be performed. The typical addition times shown previously illustrate the little additional time required for addition of longer words when full carry look-ahead is employed. The method of cascading 'AS882 circuits with these ALUs to provide multi-level full carry lookahead is illustrated under "signal designations."

If high speed is not of importance, a ripple-carry input (Cn) and a ripple-carry output (Cn+4) are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word-lengths can be performed without external circuitry.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky TTL counterpart
- Improved AC performance over Schottky counterpart
- Arithmetic operating modes:

Addition

Subtraction

Shift operand A one position

Magnitude comparison

Plus twelve other arithmetic operations

■ Logic function modes:

Exclusive-OR

Comparator


AND, NAND, OR, NOR

Plus ten other logic operations

■ Full look-ahead for high speed operations on long

Connection Diagram

Dual-in-Line Package



Top View

See NS Package Number N24C*

TL/F/6338-1

Order Number DM74AS881BNT

*Contact your local NSC representative about surface mount (M) package availability.

Pin Designations

Designable	Din Maraka	Eurotion
Designation	Pin Number	Function
A3, A2, A1, A0	19, 21, 23, 2	Word A Inputs
B3, B2, B1, B0	18, 20, 22, 1	Word B Inputs
S3, S2, S1, S0	3, 4, 5, 6	Function-Select Inputs
C _n	7	inv. Carry input
М	. 8	Mode Control Input
F3, F2, F1, F0	13, 11, 10, 9	Function Outputs
A = B	14	Comparator Output
P	15	Carry Propagate Output
Cn+4	16	Inv. Carry Output
Ğ	17	Carry Generate Output
Vcc	24	Supply Voltage
GND	12	Ground



0°C to +70°C

Absolute Maximum Ratings

Supply Voltage 7V
Input Voltage 7V
Operating Free Air

Temperature Range
Storage Temperature Range

orage Temperature Range -65°C to +150°C

Typical θ_{JA} N Package

N Package 48.5°C/W

T-49-1

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parame	eter	Min	Тур	Max	Units
Vcc	Supply Voltage		4.5	5	5.5	٧
VIH	High Level Input Voltage		2			٧
V _{OH}	High Level Output Voltage A = B Output Only				5.5	٧
Юн	High Level Output Current	All Outputs Except A = B and G			-2	mA
		G			-3	
lor	Low Level Output Current	All Outputs Except G			20	mA
		G			48	
TA	Operating Free Air Temperatu	0		70	°C	

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	· · · · · · · · · · · · · · · · · · ·	Min	Typ (Note 1)	Max	Units
VIK	Input Clamp Voltage	$V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$				-1.2	٧
Vон	High Level Output Voltage	$V_{CC} = 4.5V \text{ to } 5.5V$ $I_{OH} = -2 \text{ mA}$	Any Output Except A = B	V _{CC} – 2			٧
		$V_{CC} = 4.5V, I_{OH} = -3 \text{ mA}$	G	2.4	3,4		
Юн	High Level Output Current	$V_{CC} = 4.5V, V_{OH} = 5.5V$	A = B	-		0.1	mA
V _{OL}	Low Level Output Voltage	$V_{CC} = 4.5V, I_{OL} = 20 \text{ mA}$	Any Output Except G		0.3	0.5	٧
		$V_{CC} = 4.5V, I_{OL} = 48 \text{ mA}$	G	,	0.4	0.5	
l _i	Input Current @ Max	$V_{CC} = 5.5V, V_{I} = 7V$	M Input			0.1	
	Input Voltage		Any A or B Input			0.3	mA
			Any S Input			0.4	
			Carry Input			0.6	
liн	High Level Input	$V_{CC} = 5.5V, V_I = 2.7V$	M Input			20	
	Current		Any A or B Input			60	μА
			Any S Input			80	,,,,
			Carry Input			120	
l _{IL}	Low Level Input	$V_{CC} = 5.5V, V_I = 0.4V$	M Input			-0.5	
	Current		Any A or B Input			-1.5	mA.
			Any S Input			-2	
			Carry Input			-3	
I _O (Note 2)	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$	All Outputs Except A = B and G	30		-112	mA
			G		-165		
lcc	Supply Current	V _{CC} = 5.5V			70	104	mA

Note 1: All typical values are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, IOS-

lymbol	Parameter	Conditions	From (input)	To (Output)	C _L = 50 pF (15 R _L = 500Ω (28	0Ω for $A = B$)	Uı	
					Min	Max	ļ	
^t PLH	Propagation Delay Time, Low-to-High Level Output		Cn	C _{n+4}	2	12		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output			,	2	12		
^t PLH	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 4.5V	Any_A	Cn+4	2	15] ,	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM Mode)	or B	Vn+4	2	15		
tрин	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 0V	Any Ā	C _{n+4}	2	19		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF Mode)	or B	On+4	2	19		
[†] PLH	Propagation Delay Time, Low-to-High Level Output	M = 0V (SUM or	C _n Any F		3	12		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	DIFF Mode)	C _n	Ally I	3	12		
t _{PLH}	Propagation Delay Time, Low-to-High Level Output	w-to-High Level Output S0 = S3 = 4.5V	Any Ā	G	2	10		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM Mode)	or B	ŭ	2	10		
tpLH	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 0V	Any A	ਫ	2	12		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF Mode)	or B	ŭ	2	12		
tplH	Propagation Delay Time, Low-to-High Level Output		S0 = S3 = 4.5V	Any.Ā	P	2	11	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM Mode)	or B	'	2	11]	
tpLH	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 0V	Any A	ē	2	13		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF Mode)	or B	F	2	13		
tpLH	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 4.5V	Āj or Bj	Fi	2	11		
tpHL	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM Mode)	1 7101 11	''	2	11		
^t PLH	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 0V	A _i or B _i	F	2	13		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF Mode)	7,0,0,	''	2	13		
tpLH	Propagation Delay Time, Low-to-High Level Output	M = 4.5V (Logic Mode)	Āj or Bj	Fi	2	14		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output		Morph	"	2	14		
[†] PLH	Propagation Delay Time, Low-to-High Level Output	M = 0V S0 = S3 = 0V	Any A	A = B	4	24	T	
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF Mode)	or B	^=	4	24	1	

Swite	ching Characteris	tics (Continued)		•	T-49-1	1		
Symbol	Parameter	Conditions	From (Input)	To (Output)	C _L = 50 pF (15 R _L = 500Ω (28	•	Units	
			(III)	(Gutput)	Min	Max		
tpLH	Propagation Delay Time, Low-to-High Level Output	$C_n = M = S0 = S3 = 4.5V,$	Any Ā		2	18		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V, Equality ($A_i = B_i$ or $A_i \neq B_i$)	$A_i = B_i$ or \overline{B}			2	18	ns
tpLH	Propagation Delay Time, Low-to-High Level Output	$C_n = M = S3 = 4.5V,$ S1 = S2 = 0V,	Any Ā		2	21		
tPHL	Propagation Delay Time, High-to-Low Level Output	Equality $(A_i = B_i $ or $A_i \neq B_i$)	or B	C _{n+4}	2	21	ns	
†PLH	Propagation Delay Time, Low-to-High Level Output	$C_n = m = S2 = 4.5V,$ S0 = S1 = S3 = 0V,	Any Ā	Þ	2	18		
tpHL	Propagation Delay Time, High-to-Low Level Output	$(A_i = B_i = H \text{ or} A_i \text{ or } B_i = L)$	or B	P	2	18	ns	
tpLH	Propagation Delay Time, Low-to-High Level Output	C _n = M = S2 = 4.5V, S0 = S1 = S3 = 0V,	Any Ā		2	22		
t _{PHL}	Propagation Delay Time, High-to-Low Level Output	$(A_i = B_i = H \text{ or} A_i \text{ or } B_i = L)$	or B	C _{n+4}	2	22	ns	

Number	Typical Addition Times	Paci	Package Count			
of Bits	Using AS881 and AS882	Arithmetic/ Logic Units	Look-Ahead Carry Generators	Between ALUs		
1 to 4	5	1	0	None		
5 to 8	10	2	0	Ripple		
9 to 16	14	3 or 4	1	Full Look-Ahead		
17 to 64	19	5 to 16	2 to 5	Full Look-Ahead		

Functional Description

The DM74AS881B will accommodate active-high or active-low data if the pin designations are interpreted as follows:

Pin Number	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-Low Data (Table I)	ĀO	B0	Ā1	B ₁	Ā2	B 2	Āз	B3	Fo	F1	F2	F3	Cn	Cn+4	P	Ğ
Active-High Data (Table II)	A0	B0	A1	B1	A2	B2	A3	В3	F0	F1	F2	F3	<u></u> C n	C̄ _{n+4}	Х	Y

Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to provide A-B.

The DM74AS881B can also be utilized as a comparator. The A=B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU must be in the subtract mode with $C_n=H$ when performing this comparison. The A=B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (C_{n+4}) can also be used to supply relative magnitude information. Again, the ALU must be placed in the subtract mode by placing the function-select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

Input C _n	Output Cn+4	Active-Low Data (Figure 1)	Active-High Data (Figure 2)
Н	Н	A≥B	A≤B
Н	L	A < B	A > B
L	н	A > B	A < B
L L	L	A≤B	A≥B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables I and II and include exclusive-OR, NAND, AND, NOR, and OR functions.

Functional Description (Continued)

T-49-11

TABLE !

	Sele	otion			Active-Low Data					
				M = H	M = L; Arith	metic Operations				
S 3	S2	S1	S0	Logic Functions	C _n = L (No Carry)	C _n = H (With Carry)				
L	L	L	L	F = Ā	F = A Minus 1	F = A				
L.	L	L	н	$F = \overline{AB}$	F = AB Minus 1	F = AB				
L	L	Н	L	$F = \overline{A} + B$	F = AB Minus 1	$F = A\overline{B}$				
L	L	Н	н	F = 1	F = Minus 1 (2's Comp)	F = Zero				
L	Н	L	L	$F = \overline{A + B}$	$F = A Plus (A + \overline{B})$	$F = A Plus (A + \overline{B}) Plus 1$				
L	Н	L	н	F = B	$F = AB Plus (A + \overline{B})$	$F = AB Plus (A + \overline{B}) Plus 1$				
L	Н	Н	L	$F = \overline{A \oplus B}$	F = A Minus B Minus 1	F = A Minus B				
L	Н	Н	н	F ≃ A + B	$F = A + \overline{B}$	$F = (A + \widetilde{B})$ Plus 1				
Н	L	L	L	F ≃ ĀB	F = A Plus (A + B)	F = A Plus (A + B) Plus 1				
Н	L	L	н	$F = A \oplus B$	F = A Plus B	F = A Plus B Plus 1				
Н	L	н	L	F = B	$F = A\overline{B} Plus (A + B)$	F ≔ AB Plus (A + B) Plus 1				
Н	L	Н	н	F ≈ A + B	F = A + B `	F = (A + B) Plus 1				
н	Н	L	L	F == 0	F = A Plus A*	F = A Plus A Plus 1				
н	Н	L	н	F ≕ AB	F = AB Plus A	F = AB Plus A Plus 1				
н	Н	н	L	F = AB	$F = A\overline{B}$ Plus A	F = AB Plus A Plus 1				
Н	Н	н	Н	F = A	F = A	F = A Plus 1				

*Each bit is shifted to the next more significant position.

TABLE II

	Selec	ction			Active-High Dat	a
				M = H	M = L; Arithi	metic Operations
S 3	S2	S1	S0	Logic Functions	C̄n = H (No Carry)	C̄ _n = L (With Carry)
L	L	L	L	F=Ā	F = A	F = A Plus 1
L,	L	L	Н	$F = \overline{A + B}$	F≒A+B	F = (A + B) Plus 1
L	L	Н	L	F = ĀB	F≃A+B	$F = (A + \overline{B})$ Plus 1
L	L	Н	Н	F = 0	F = Minus 1 (2's Comp)	F = Zero
L	Н	L	L	F ≕ ĀB	F = A Plus AB	F = A Plus AB Plus 1
L	Н	L	Н	F = B	$F = (A + \overline{B}) Plus A\overline{B}$	F = (A + B) Plus AB Plus 1
L	Н	Н	L	F=A + B	F = A Minus B Minus 1	F = A Minus B
L	Н	Н	Н	$F = A\overline{B}$	F = AB Minus 1	$F = A\overline{B}$
Н	L	L	L	F = A + B	F = A Plus AB	F = A Plus AB Plus 1
Н	L	L	Н	$F = \overline{A \oplus B}$	F = A Plus B	F = A Plus B Plus 1
Н	L	н	L	F=B	$F = (A + \overline{B}) \text{ Plus AB}$	$F = (A + \overline{B})$ Plus AB Plus 1
Н	L	Н	Н	F = AB	F = AB Minus 1	F = AB
Н	Н	L	L	F=1	F = A Plus A*	F = A Plus A Plus 1
Н	Н	L	н	F = A + B	F = (A + B) Plus A	F = (A + B) Plus A Plus 1
Н	H	Н	L	F = A + B	$F = (A + \overline{B}) \text{ Plus A}$	$F = (A + \overline{B})$ Plus A Plus 1
Н	Н	Н	Н	F = A	F = A Minus 1	F = A

*Each bit is shifted to the next more significant position.

Functional Description (Continued)

The DM74AS881B has the same pinout and same functionality as the DM74AS181B, except for the \overline{P} , \overline{G} , and C_{n+4} outputs when the device is in the logic mode (M = H).

In the logic mode, the DM74AS881B provides the user with a status check on the input words, A and B, and the output word, F. While in the logic mode, the \overline{P}_i \overline{G} and C_{n+4} outputs supply status information based upon the following logical combinations:

$$\overline{P} = F0 + F1 + F2 + F3$$

$$\overline{G} = H$$

$$C_{n+4} = PC_n$$

The combination of signals on the S3 through S0 control lines determines the operation performed on the data words to generate the output bits, F_i . By monitoring the \overline{P} and Cn+4 outputs, the user can determine if all pairs of input bits are equal (see Function Table for Input Bits Equal/Not Equal) or if any pair of inputs is high (see Function Table for Input Pairs High/Not High). The DM74AS881B has the unique feature of providing an A=B status while the exclusive-OR (\oplus) function is being utilized. When the control inputs (S3, S2, S1, S0) equal H, L, L, H, a status check is generated to determine whether all pairs (Ai, Bi) are equal in the following manner: $\overline{P} = (A0 \oplus B0) + (A1 \oplus B1) + (A2$ ⊕ B2) + (A3 ⊕ B3). This unique bit-by-bit comparison of the data words, which is available on the totem pole P output, is particularly useful when cascading in the DM74AS881B. As the A=B condition is sensed in the first stage, the signal is propagated through the same ports used for carry generation in the arithmetic mode (P and G).

T-49-11

Thus, the A = B status is transmitted to the second state more quickly without the need for external multiplexing logic. The A = B open-collector output allows the user to check the validity of the bit-by-bit result by comparing the two signals for parity.

If the user wishes to check for any pair of data inputs $(\overline{A}_i, \overline{B}_i)$ being high, it is necessary to set the control lines (S3, S2, S1, S0) to L, H, L, L. The data pairs will then be ANDed together and the results ORed in the following manner: \overline{P} = $\overline{A}0\overline{B}0 + \overline{A}1\overline{B}1 + \overline{A}2\overline{B}2 + \overline{A}3\overline{B}3.$

S3	S2	S1	SO	М	$\overline{P} = F0 + F1 + F2 + F3$
L	I	L	L	Н	Ã0BO + Ã1B1 + Ã2B2 + Ã3B3
Н	٦	L	Н	Н	(A0 ⊕ B0) + (A1 ⊕ B1) + (A2 ⊕ B2) + (A3 ⊕ B3)
					(A2 + B2) + (A3 + B3)

SIGNAL DESIGNATIONS

In both Figures 1 and 2, the polarity indicators indicate that the associated input or output is active-low with respect to the function shown inside the symbol, and that the symbols are the same in both figures. The signal designations in Figure 1 agree with the indicated internal functions based on active-low data, and are for use with the logic functions and arithmetic operations shown in Table I. The signal designations have been changed in Figure 2 to accommodate the logic functions and arithmetic operations for the active-high data given in Table II. The DM74AS181 and DM74AS881B, together with the DM74AS882 and DM74S182, can be used with the signal designation of either Figure 1 or Figure 2.

Function Table for Input Pairs High/Not High S0 = S1 = S3 = L, S2 = H, and M = H

Cn		Data	Outputs				
On !		Data		G	P	Cn+4	
Н	A0 = B0	A1 = B1	A2 = B2	A3 = B3	н	L	Н
L	A0 = B0	A1 = B1	A2 = B2	A3 = B3	Н	L	L
X	A0 ≠ B0	X	X	X	Н	Н	L
X	X	A1 ≠ B1	X	X	Н	Н	Ł
X	x	X	A2 ≠ B2	X	Н	Н	L
×	X	x	x	A3 ≠ B3	н	Н	L

Function Table for Input Bits Equal/Not Equal S0 = S3 = H, S1 = S2 = L, and M = H

Cn			Outputs				
On .		Data I	iiputa		G	P	Cn+4
Н	$\overline{A}0$ or $\overline{B}0 = L$	Ā1 or Ē1 = L	Ã2 or B2 ≕ L	$\overline{A}3$ or $\overline{B}3 = L$	Н	L	H
L	Ā0 or Ē0 ≕ L	$\overline{A}1$ or $\overline{B}1 = L$	$\overline{A}2$ or $\overline{B}2 = L$	$\overline{A}3$ or $\overline{B}3 = L$	Н	L	L
X	Ā0 ⇒ B0 = H	X	X	X	Н	Н	L
x	x	$\overline{A}1 = \overline{B}1 = H$	X	X	Н	Н	L
X	x	X	$\overline{A}2 = \overline{B}2 = H$	X	н	Н	L
Х	x	X	X	$\overline{A}3 = \overline{B}3 = H$	Н	Н	L

Parameter Measurement Information

T-49-11

 $\overline{\text{SUM}}$ Mode Test Table Function Inputs: S0 = S3 = 4.5V, S1 = S2 = M = 0V

Symbol	Parameter	Input Under	Other Input Same Bit		Other Da	ata Inputs	Output Under	Output
		Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
tPLH	Propagation Delay Time Low-to-High Level Output	۸į	Bi	None	Remaining	C _n	F,	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	' '			A and B	On .	• • • • • • • • • • • • • • • • • • •	1181 11830
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Bį	Āį	None	Remaining	C _n	Fi	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	5		None	Ā and B	- ·	r1	III-riiase
[†] PLH	Propagation Delay Time Low-to-High Level Output	Ā,	Bi	None	None	Remaining	F	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	~	5	Moue	NOILE	Ā and Ē, C _n	, F	III-I IIQSO
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Ē	B _i A _i	None	None	Remaining	P	In-Phase
tpHL	Propagation Delay Time High-to-Low Level Output	o _l			110110	Ā and Ē, C _n		
tpLH	Propagation Delay Time Low-to-High Level Output	Āi	None	None B _i	Remaining	Remaining	G	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output				B	Ā, C _n		
[†] PLH	Propagation Delay Time Low-to-High Level Output	Βį	None	Āi	Remaining	Remaining	G	In-Phase
^t PHL	Propagation Delay Time High-to-Low Level Output	5	riono	, Ne A	B	Ā, C _n	ď	
^t PLH	Propagation Delay Time Low-to-High Level Output	Cn	None	None	All	All	Any F	In Dhees
t _{PHL}	Propagation Delay Time High-to-Low Level Output	νn	Nono	None	Ā	B	or C _{n+4}	In-Phase
[†] PLH	Propagation Delay Time Low-to-High Level Output	۸į	None	Bi	Remaining	Remaining	_	Out of Di-
t _{PHL}	Propagation Delay Time High-to-Low Level Output	C 1	HONG	Βį	B	Ā, C _n	C _{n+4}	Out-of-Phase
^t PLH	Propagation Delay Time Low-to-High Level Output	Bi	None	Ā,	Remaining	Remaining	C	Out of Di-
t _{PHL}	Propagation Delay Time High-to-Low Level Output) 	HOHO	~1	B	Ā, C _n	C _{n+4}	Out-of-Phase

Parameter Measurement Information (Continued)

T-49-11

Logic Mode Test Table Function inputs: S1 = S2 = M = 4.5V, S0 = S3 = 0V

Symbol	Parameter	Input Under	Other Input Same Bit		Other	Data Inputs	Output Under	Output
	1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Āi	B	None	None	Remaining		Out-of-Phase
tpHL	Propagation Delay Time High-to-Low Level Output					A and B, C _n		
telh	Propagation Delay Time Low-to-High Level Output	B i	π.	None	Na	Remaining	=	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	Dį.	⊼ i		None	Ā and B, C _n	Fį	

DIFF Mode Test Table Function inputs: S1 = S2 = 4.5V, S0 = S3 = M = 0V

Symbol	Parameter	Input Under	Other Input Same Bit		Other D	ata Inputs	Output Under	Output
	, alamotor	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
tpLH	Propagation Delay Time Low-to-High Level Output	Āį	None	Bi	Remaining	Remaining	F	t. Di
t _{PHL}	Propagation Delay Time High-to-Low Level Output	7	None	ы	Ā	B̄, C _n	Fi	In-Phase
t _{PLH}	Propagation Delay Time Low-to-High Level Output	B	۸į	None	Remaining	Remaining	_	0 : 45
t _{PHL}	Propagation Delay Time High-to-Low Level Output	ы	~1	None -	Ā	≅, C _n	Fi	Out-of-Phase
t _{PLH}	Propagation Delay Time Low-to-High Level Output	<u></u>	Ā _i None	Bi	None	Remaining	P	in-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	۸			110110	A and B, C _n	Р	in-Phase
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Б .	B _i A _i	Ā; None	None	Remaining	P	Out-of-Phase
tpHL	Propagation Delay Time High-to-Low Level Output	51	7		110/10	A and B, C _n		
tpLH	Propagation Delay Time Low-to-High Level Output	Ā	B;	None	None	Remaining		
t _{PHL}	Propagation Delay Time High-to-Low Level Output	, , , , , , , , , , , , , , , , , , ,	- H	NOTIO	None	A and B, C _n	<u>ਫ</u>	In-Phase
tрLH	Propagation Delay Time Low-to-High Level Output	Ēį	None	Āi	None	Remaining		0.1.78
tpHL	Propagation Delay Time High-to-Low Level Output	٠,	140119	^i	MAIN	Ā and B, C _n	Ğ	Out-of-Phase
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Ā _i	None	B _i	Remaining	Remaining		
t _{PHL}	Propagation Delay Time High-to-Low Level Output	74	140119	미	Ā	B, C _n	A=B	In-Phase

Parameter Measurement Information (Continued)

T-49-11

Symbol	Parameter	Input Under	Other Input . Same Bit		Other Da	ita Inputs	Output Under	Output
Symbol	Parameter	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Bi	ã _i ⊼ _i	None	Remaining	Remaining	A = B	Out-of-Phase
tpHL	Propagation Delay Time High-to-Low Level Output	ы.		140110	A and B	or Any F		
t _{PLH}	Propagation Delay Time Low-to-High Level Output	C _n	None	None	All	None	C _{n+4} or Any F	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output				Ā and B			
[†] PLH	Propagation Delay Time Low-to-High Level Output	Āi	Bi	None	None	Remaining Ā and B, C _n	C _{n+4}	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	(' '		INOTIO	None			
t _{PLH}	Propagation Delay Time Low-to-High Level Output	R.	B _i NONE	۸ı	None	Remaining		In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output			٨١	,,,,,,,	A and B, C _n		

Input Bits Equal/Not Equal Test Table Function Inputs: S0=S3=M=4.5V, S1=S2=0V

Symbol	Parameter	Input Under	Other Input Same Bit		Other Data	Inputs	Output Under	Output
		Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Āj Bj None Remaining None	т. Б.	B _i None	Remaining A and B, C _n	₽	Out-of-Phase	
t _{PHL}	Propagation Delay Time High-to-Low Level Output						•	
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Bi	Āi	None	Remaining	None	P	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output				\overline{A} and \overline{B} , C_n			
tpLH	Propagation Delay Time Low-to-High Level Output	T .	Ā _I None	None B _i	Remaining	None	P	in-Phase
tpHL	Propagation Delay Time High-to-Low Level Output	"			Ā and Ē, C _n			
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Bi	None	Āi	Remaining	None	P	In-Phase
tPHL	Propagation Delay Time High-to-Low Level Output		HOUSE		A and B, C _n			
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Ā _i	Bi	None	Remaining	None	C _{n+4}	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output			110110	Ā and B, C _n	,,,,,,	On+4	111111111111111111111111111111111111111

Parameter Measurement Information (Continued)

T-49-11

Input Bits Equal/Not Equal Test Table (Continued) Function Inputs: S0 = S3 = M = 4.5V, S1 = S2 = 0V

Symbol	Parameter	Input Under	Other Input Same Bit		Other Data	Inputs	Output Under	Output
Oy 11.123.	r didi	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	Waveform
t _{PLH}	Propagation Delay Time Low-to-High Level Output	Ē:	B _i A _i	None	Remaining	None	C _{n+4}	In-Phase
tpHL	Propagation Delay Time High-to-Low Level Output				Ā and B, C _n			in-i riggo
tPLH	Propagation Delay Time Low-to-High Level Output	<u> </u>	Ā _I None	Bi	Remaining Ā and Ē, C _n	None	C _{n+4}	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	, A	140.10					
tpLH	Propagation Delay Time Low-to-High Level Output	. Bi	None	Āį	Remaining	None	C _{n+4}	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output		140.10		Ā and B, C _n	140116	∪n+4	

input Pairs High/Not High Test Table Function inputs: S2 = M = 4.5V, S0 = S1 = S3 = 0V

Symbol	Parameter	Input Under		Input e Bit	Other Da	ta Inputs	Output Under	Output Waveform
	, acamotos	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test	
t _{PLH}	Propagation Delay Time Low-to-High Level Output	⊼ ;	Ā _i B _i	None	Remaining	Remaining	P	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output			140118	Ā, C _n	B		III-I IIdoo
tpLH	Propagation Delay Time Low-to-High Level Output	古 .	B _i A _i	None	Remaining B, C _n	Remaining Ā	P	In-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output							
^t PLH	Propagation Delay Time Low-to-High Level Output	Āi	₿i	None	Remaining Ā, C _n	Remaining B	C _{n+4}	Out-of-Phase
t _{PHL}	Propagation Delay Time High-to-Low Level Output	, A	Pi	Molie				
tpLH	Propagation Delay Time Low-to-High Level Output	Bi	Ši Āi	None	Remaining	Remaining	C _{n+4}	Out-of-Phase
[†] PHL	Propagation Delay Time High-to-Low Level Output			140118	B̄, C _n	Ā		

