# National Semiconductor is now part of Texas Instruments.

Search <a href="http://www.ti.com/">http://www.ti.com/</a> for the latest technical information and details on our current products and services.



# **DS90CR217**

# +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link - 85 MHz

### **General Description**

The DS90CR217 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. At a transmit clock frequency of 85 MHz, 21 bits of TTL data are transmitted at a rate of 595 Mbps per LVDS data channel. Using a 85 MHz clock, the data throughput is 1.785 Gbit/s (223 Mbytes/sec).

The narrow bus and LVDS signalling of the DS90CR217 is an ideal means to solve EMI and cable size problems associated with wide, high-speed TTL interfaces.

#### **Features**


- 20 to 85 MHz shift clock support
- 50% duty cycle on receiver output clock
- Best-in-Class Set & Hold Times on TxINPUTs
- Low power consumption
- ±1V common-mode range (around +1.2V)
- Narrow bus reduces cable size and cost
- Up to 1.785 Gbps throughput
- Up to 223 Mbytes/sec bandwidth
- 345 mV (typ) swing LVDS devices for low EMI
- PLL requires no external components
- Rising edge data strobe
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 48-lead TSSOP package

## **Block Diagram**


# DS90CR217 CMOS/TTL 21 INPUTS TRANSMIT CLOCK IN PLL PLL PLL POWER DOWN 20190301

#### Order Number DS90CR217MTD See NS Package Number MTD48

# **Connection Diagrams**



# **Typical Application**



## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

LVDS Output Short

Circuit Duration Continuous

Junction Temperature  $+150^{\circ}$ C

Storage Temperature Range  $-65^{\circ}$ C to  $+150^{\circ}$ C

Lead Temperature

(Soldering, 4 sec.) +260°C

Maximum Package Power Dissipation @ +25°C

MTD48 (TSSOP) Package:

DS90CR217 1.98 W

Package Derating

DS90CR217 16 mW/°C above +25°C

**ESD** Rating

 $\begin{array}{ll} \text{(HBM, 1.5k}\Omega, 100\text{pF)} & > 7\text{kV} \\ \text{(EIAJ, 0}\Omega, 200\text{pF)} & > 700\text{V} \\ \text{Latch Up Tolerance @ 25°C} & > \pm 300\text{mA} \end{array}$ 

# Recommended Operating Conditions

	Min	Nom	Max	Units	
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V	
Operating Free Air					
Temperature (T <sub>A</sub> )	-10	+25	+70	°C	
Receiver Input Range	0		2.4	V	
Supply Noise Voltage ( $V_{\rm CC}$ )			100	$mV_PP$	

#### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Conditions		Min	Тур	Max	Units
CMOS/TTL DC SPECIFICATIONS							
V <sub>IH</sub>	High Level Input Voltage			2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Low Level Input Voltage			GND		0.8	V
$V_{CL}$	Input Clamp Voltage	$I_{CL} = -18 \text{ mA}$			-0.79	-1.5	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0.4V, 2.5V or V <sub>CC</sub>			+1.8	+15	μΑ
		V <sub>IN</sub> = GND		-10	0		μΑ
los	Output Short Circuit Current	V <sub>OUT</sub> = 0V			-60	-120	mA
LVDS DRIVER DC SPECIFICATIONS							
$V_{OD}$	Differential Output Voltage	$R_L = 100\Omega$		250	290	450	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between Complimentary Output States					35	mV
Vos	Offset Voltage (Note 4)			1.125	1.25	1.375	V
$\Delta V_{OS}$	Change in V <sub>OS</sub> between Complimentary Output States					35	mV
I <sub>os</sub>	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$			-3.5	-5	mA
l <sub>oz</sub>	Output TRI-STATE Current	PWR DWN = 0V, V <sub>OUT</sub> = 0V or V <sub>CC</sub>			±1	±10	μΑ
TRANSMITTER SUPPLY CURRENT							
I <sub>CCTW</sub>	Transmitter Supply Current Worst	$R_L = 100\Omega$ ,	f = 33 MHz		28	42	mA
	Case (with Loads)	$C_L = 5 \text{ pF},$ Worst Case	f = 40 MHz		29	47	mA
		Pattern	f = 66 MHz		34	52	mA
		(Figures 1, 2)	f = 85 MHz		39	57	mA
I <sub>CCTZ</sub>	Transmitter Supply Current Power Down	PWR DWN = Low Driver Outputs in TRI-STATE under Powerdown Mode			10	55	μА

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for  $V_{CC}=3.3V$  and  $T_A=+25^{\circ}C$ .

**Note 3:** Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except  $V_{OD}$  and  $\Delta V_{OD}$ ).

Note 4: VOS previously referred as VCM-

# **Transmitter Switching Characteristics**Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter			Тур	Max	Units
LLHT	LVDS Low-to-High Transition Time (Figure 2)			0.75	1.5	ns
LHLT	LVDS High-to-Low Transition Time (Figure 2)			0.75	1.5	ns
TCIT	TxCLK IN Transition Time (Figure 3)		1.0		6.0	ns
TPPos0	Transmitter Output Pulse Position for Bit0 (Figure 10)		-0.20	0	0.20	ns
TPPos1	Transmitter Output Pulse Position for Bit1		1.48	1.68	1.88	ns
TPPos2	Transmitter Output Pulse Position for Bit2		3.16	3.36	3.56	ns
TPPos3	Transmitter Output Pulse Position for Bit3		4.84	5.04	5.24	ns
TPPos4	Transmitter Output Pulse Position for Bit4		6.52	6.72	6.92	ns
TPPos5	Transmitter Output Pulse Position for Bit5		8.20	8.40	8.60	ns
TPPos6	Transmitter Output Pulse Position for Bit6		9.88	10.08	10.28	ns
TCIP	TxCLK IN Period (Figure 5)		11.76	Т	50	ns
TCIH	TxCLK IN High Time (Figure 5)		0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN Low Time (Figure 5)		0.35T	0.5T	0.65T	ns
TSTC	TxIN Setup to TxCLK IN (Figure 5) f = 85 MHz		2.5			ns
THTC	TxIN Hold to TxCLK IN (Figure 5)		0			ns
TCCD	TxCLK IN to TxCLK OUT Delay @ 25°C, V <sub>CC</sub> = 3.3V (Figure 6)		3.8		6.3	ns
TPLLS	Transmitter Phase Lock Loop Set (Figure 7)				10	ms
TPDD	Transmitter Powerdown Delay (Figure 9)				100	ns
TJIT	TxCLK IN Cycle-to-Cycle Jitter				2	ns

# **AC Timing Diagrams**




FIGURE 1. "Worst Case" Test Pattern




FIGURE 2. DS90CR217 (Transmitter) LVDS Output Load and Transition Times





FIGURE 3. D590CR217 (Transmitter) Input Clock Transition Time

# AC Timing Diagrams (Continued)



Note 5: Measurements at  $V_{DIFF} = 0V$ 

Note 6: TCCS measured between earliest and latest LVDS edges

Note 7: TxCLK Differential Low $\rightarrow$ High Edge

FIGURE 4. DS90CR217 (Transmitter) Channel-to-Channel Skew




FIGURE 5. DS90CR217 (Transmitter) Setup/Hold and High/Low Times




FIGURE 6. DS90CR217 (Transmitter) Clock In to Clock Out Delay

# AC Timing Diagrams (Continued)




FIGURE 7. DS90CR217 (Transmitter) Phase Lock Loop Set Time




FIGURE 8. 21 Parallel TTL Data Inputs Mapped to LVDS Outputs (DS90CR217)




FIGURE 9. Transmitter Powerdown Delay

7

## AC Timing Diagrams (Continued)




FIGURE 10. Transmitter LVDS Output Pulse Position Measurement

# **Applications Information**

DS90CR217 Pin Descriptions — Channel Link Transmitter

Pin Name	I/O	No.	Description
TxIN	I	21	TTL level input.
TxOUT+	0	3	Positive LVDS differential data output.
TxOUT-	0	3	Negative LVDS differential data output.
TxCLK IN	I	1	TTL level clock input. The rising edge acts as data strobe. Pin name TxCLK IN. See
			Applications Information section.
TxCLK OUT+	0	1	Positive LVDS differential clock output.
TxCLK OUT-	0	1	Negative LVDS differential clock output.
PWR DWN	I	1	TTL level input. Assertion (low input) TRI-STATEs the outputs, ensuring low current at power
			down. See Applications Information section.
V <sub>cc</sub>	I	4	Power supply pins for TTL inputs.
GND	I	5	Ground pins for TTL inputs.
PLL V <sub>CC</sub>	I	1	Power supply pins for PLL.
PLL GND	I	2	Ground pins for PLL.
LVDS V <sub>CC</sub>	I	1	Power supply pin for LVDS outputs.
LVDS GND	I	3	Ground pins for LVDS outputs.

The Channel Link devices are intended to be used in a wide variety of data transmission applications. Depending upon the application the interconnecting media may vary. For example, for lower data rate (clock rate) and shorter cable lengths (< 2m), the media electrical performance is less

critical. For higher speed/long distance applications the media's performance becomes more critical. Certain cable constructions provide tighter skew (matched electrical length between the conductors and pairs). Twin-coax for example, has been demonstrated at distances as great as 5 meters

## **Applications Information** (Continued)

and with the maximum data transfer of 1.785 Gbit/s. Additional applications information can be found in the following National Interface Application Notes:

AN = ####	Topic
AN-1041	Introduction to Channel Link
AN-1108	Channel Link PCB and Interconnect
	Design-In Guidelines
AN-1109	Multi-Drop Channel-Link Operation
AN-806	Transmission Line Theory
AN-905	Transmission Line Calculations and
	Differential Impedance
AN-916	Cable Information

#### **CABLES**

A cable interface between the transmitter and receiver needs to support the differential LVDS pairs. The ideal cable/connector interface would have a constant  $100\Omega$  differential impedance throughout the path. It is also recommended that cable skew remain below 90ps (@ 85 MHz clock rate) to maintain a sufficient data sampling window at the receiver.

In addition to the four or five cable pairs that carry data and clock, it is recommended to provide at least one additional conductor (or pair) which connects ground between the transmitter and receiver. This low impedance ground provides a common-mode return path for the two devices. Some of the more commonly used cable types for point-topoint applications include flat ribbon, flex, twisted pair and Twin-Coax. All are available in a variety of configurations and options. Flat ribbon cable, flex and twisted pair generally perform well in short point-to-point applications while Twin-Coax is good for short and long applications. When using ribbon cable, it is recommended to place a ground line between each differential pair to act as a barrier to noise coupling between adjacent pairs. For Twin-Coax cable applications, it is recommended to utilize a shield on each cable pair. All extended point-to-point applications should also employ an overall shield surrounding all cable pairs regardless of the cable type. This overall shield results in improved transmission parameters such as faster attainable speeds, longer distances between transmitter and receiver and reduced problems associated with EMS or EMI.

The high-speed transport of LVDS signals has been demonstrated on several types of cables with excellent results. However, the best overall performance has been seen when using Twin-Coax cable. Twin-Coax has very low cable skew

and EMI due to its construction and double shielding. All of the design considerations discussed here and listed in the supplemental application notes provide the subsystem communications designer with many useful guidelines. It is recommended that the designer assess the tradeoffs of each application thoroughly to arrive at a reliable and economical cable solution.

#### **BOARD LAYOUT**

To obtain the maximum benefit from the noise and EMI reductions of LVDS, attention should be paid to the layout of differential lines. Lines of a differential pair should always be adjacent to eliminate noise interference from other signals and take full advantage of the noise canceling of the differential signals. The board designer should also try to maintain equal length on signal traces for a given differential pair. As with any high-speed design, the impedance discontinuities should be limited (reduce the numbers of vias and no 90 degree angles on traces). Any discontinuities which do occur on one signal line should be mirrored in the other line of the differential pair. Care should be taken to ensure that the differential trace impedance match the differential impedance of the selected physical media (this impedance should also match the value of the termination resistor that is connected across the differential pair at the receiver's input). Finally, the location of the CHANNEL LINK TxOUT pins should be as close as possible to the board edge so as to eliminate excessive pcb runs. All of these considerations will limit reflections and crosstalk which adversely effect high frequency performance and EMI.

#### **UNUSED INPUTS**

All unused inputs at the TxIN inputs of the transmitter may be tied to ground or left no connect.

#### **TERMINATION**

Use of current mode drivers requires a terminating resistor across the receiver inputs. The CHANNEL LINK chipset will normally require a single  $100\Omega$  resistor between the true and complement lines on each differential pair of the receiver input. The actual value of the termination resistor should be selected to match the differential mode characteristic impedance ( $90\Omega$  to  $120\Omega$  typical) of the cable. Figure 11 shows an example. No additional pull-up or pull-down resistors are necessary as with some other differential technologies such as PECL. Surface mount resistors are recommended to avoid the additional inductance that accompanies leaded resistors. These resistors should be placed as close as possible to the receiver input pins to reduce stubs and effectively terminate the differential lines.




FIGURE 11. LVDS Serialized Link Termination

#### **Applications Information** (Continued)

#### **DECOUPLING CAPACITORS**

Bypassing capacitors are needed to reduce the impact of switching noise which could limit performance. For a conservative approach three parallel-connected decoupling capacitors (Multi-Layered Ceramic type in surface mount form factor) between each  $V_{\rm CC}$  and the ground plane(s) are recommended. The three capacitor values are 0.1  $\mu\text{F}$ , 0.01  $\mu\text{F}$  and 0.001  $\mu\text{F}$ . An example is shown in Figure 12. The designer should employ wide traces for power and ground and ensure each capacitor has its own via to the ground plane. If board space is limiting the number of bypass capacitors, the PLL  $V_{\rm CC}$  should receive the most filtering/ bypassing. Next would be the LVDS  $V_{\rm CC}$  pins and finally the logic  $V_{\rm CC}$  pins.




FIGURE 12. CHANNEL LINK Decoupling Configuration

#### **CLOCK JITTER**

The CHANNEL LINK devices employ a PLL to generate and recover the clock transmitted across the LVDS interface. The width of each bit in the serialized LVDS data stream is one-seventh the clock period. For example, a 85 MHz clock has a period of 11.76 ns which results in a data bit width of 1.68 ns. Differential skew ( $\Delta t$  within one differential pair), interconnect skew ( $\Delta t$  of one differential pair to another) and clock jitter will all reduce the available window for sampling the LVDS serial data streams. Care must be taken to ensure that the clock input to the transmitter be a clean low noise signal. Individual bypassing of each  $V_{\rm CC}$  to ground will minimize the noise passed on to the PLL, thus creating a low jitter LVDS clock. These measures provide more margin for channel-to-channel skew and interconnect skew as a part of the overall jitter/skew budget.

# COMMON-MODE vs. DIFFERENTIAL MODE NOISE MARGIN

The typical signal swing for LVDS is 300 mV centered at +1.2V. The CHANNEL LINK receiver supports a 100 mV threshold therefore providing approximately 200 mV of differential noise margin. Common-mode protection is of more importance to the system's operation due to the differential data transmission. LVDS supports an input voltage range of Ground to +2.4V. This allows for a ±1.0V shifting of the center point due to ground potential differences and common-mode noise.

#### TRANSMITTER INPUT CLOCK

The transmitter input clock must always be present when the device is enabled ( $\overline{PWR}$   $\overline{DWN}$  = HIGH). If the clock is stopped, the  $\overline{PWR}$   $\overline{DWN}$  pin must be used to disable the PLL. The  $\overline{PWR}$   $\overline{DWN}$  pin must be held low until after the input clock signal has been reapplied. This will ensure a proper device reset and PLL lock to occur.

#### POWER SEQUENCING AND POWERDOWN MODE

Outputs of the CHANNEL LINK transmitter remain in TRI-STATE until the power supply reaches 2V. Clock and data outputs will begin to toggle 10 ms after  $V_{\rm CC}$  has reached 3V and the Powerdown pin is above 1.5V. Either device may be placed into a powerdown mode at any time by asserting the Powerdown pin (active low). Total power dissipation for each device will decrease to 5  $\mu$ W (typical).

The transmitter input clock may be applied prior to powering up and enabling the transmitter. The transmitter input clock may also be applied after power up; however, the use of the PWR DWN pin is required as described in the Transmitter Input Clock section. Do not power up and enable (PWR DWN = HIGH) the transmitter without a valid clock signal applied to the TxCLK IN pin.

The CHANNEL LINK chipset is designed to protect itself from accidental loss of power to either the transmitter or receiver. If power to the transmit board is lost, the receiver clocks (input and output) stop. The data outputs (RxOUT) retain the states they were in when the clocks stopped. When the receiver board loses power, the receiver inputs are shorted to  $V_{\rm CC}$  through an internal diode. Current is limited (5 mA per input) by the fixed current mode drivers, thus avoiding the potential for latchup when powering the device.

# Applications Information (Continued)





FIGURE 13. Single-Ended and Differential Waveforms

#### Physical Dimensions inches (millimeters) unless otherwise noted



Order Number DS90CR217MTD Dimensions in millimeters only NS Package Number MTD48

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560