MAX62

Dual-Output, 1MHz DC-DC Boost Converter for PCMCIA Applications

General Description


The MAX624 is a dual DC-DC converter intended for size-constrained applications, such as power supplies that must fit inside PCMCIA memory cards. At the heart of the MAX624 are two boost-topology converters, plus auxiliary functions including a start-up inrush surge-current limiter and a power-on reset output with timer (power-good signal). The MAX624 accepts input voltages from 3V to 5.5V and generates two outputs: a fixed 5V ±4% output at 200mA (guaranteed), and an adjustable auxiliary output that is configurable for various loads with an external power transistor. The auxiliary output is typically set to 12V ±2% for flash memory applications, but can be adjusted via a resistor divider from VIN to 30V or more.

The MAX624's high switching frequency (1MHz) reduces external component sizes. High-frequency switching losses have minimal impact on efficiency, which is 85% for the main 5V supply. Small ceramic filter capacitors, together with the soft-start function, reduce start-up inrush current surges.

_Applications

PCMCIA Memory Cards Solid-State Disk Drives Host-Side PCMCIA Adapters LCD Bias Power Supplies

Typical Operating Circuit



_Features


- ♦ 1MHz Switching Frequency for Small Components
- ♦ 5V ±4% Boost Converter with Internal Power Switch
- ♦ Adjustable ±2% Output Boost Converter with External Power Switch
- ♦ Optional Inrush Surge-Current Limiting
- ♦ 40µA Shutdown Current
- ♦ 0.5mA Quiescent Current
- ♦ 3.0V to 5.5V Input Range
- ♦ 85% Main 5V SMPS Efficiency
- ♦ Independent Soft-Start for Each Supply
- ♦ Reset Output with 2.8V ±3% Threshold and 4ms Timeout

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX624C/D	0°C to +70°C	Dice*
MAX624ISE	-25°C to +85°C	16 Narrow SO

* Dice are tested at T_A = +25°C. Contact factory for dice specifications.

Pin Configuration



MIXLM

Maxim Integrated Products 4-83

ABSOLUTE MAXIMUM RATINGS

VIN, FB5, LX5, SHDN, ONA to GND	0.3V to 7V	Continuous Power Dissi
EXT to GND		SO (derate 8.70mW/°
RESET, REF to GND	0.3V to (VIN + 0.3V)	Operating Temperature
PGND to GND	±0.3V	MAX624ISE
SS5, SSA, DA, CSA, FBA to GND	0.3V to (FB5 + 0.3V)	Lead Temperature (solo
VA to GND	0.3V to 17V	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VIN = 3V, GND = PGND = 0V, SHDN = VIN, EXT open, FBA feedback resistors set for 12V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Supply Range		3.0		5.5	V
OUTPUT VOLTAGES					_
5V Output Voltage		4.80		5.20	V
FBA Regulation Point		1.96		2.04	V
SUPPLY CURRENTS					
VIN Shutdown Current	$V_{IN} = 5.5V$, $\overline{SHDN} = ONA = OV$		40	60	μA
VIN Quiescent Current	Circuit of Figure 1, V _{IN} = 3.3V, ONA = 0V	_	500		μA
FB5 Quiescent Current	FB5 = 5.5V, SHDN = 3V, ONA = 0V		200	400	μA
VA Quiescent Current	FB5 = 5.5V, VA = 12.5V		30	60	μΑ
FB5 Shutdown Discharge Current	FB5 = 5V, V _{IN} = 3V, SHDN = 0V, internal V _{IN} to FB5 discharge switch	100	5000		μΑ
VA Shutdown Discharge Current	VA = 12V, V _{IN} = 3V, ONA = 0V, internal V _{IN} to VA discharge switch	5	15		μΑ
FBA Leakage Current	VA = 12V, FBA = 2.1V			100	nA
5V MAIN SMPS					
Line Regulation	3V < V _{IN} < 5.5V (Note 1)		0.03	0.2	%
Switch On-Resistance			0.33	0.6	Ω
Switch Leakage Current	LX5 = 7V			10	μA
Switch Current Limit		0.7	0.9	1.1	Α
Switch On-Time Constant (K5)	3V < V _{IN} < 5V, t _{ON5} = K5 / V _{IN}	0.8	1.3	1.7	µs-V
Switch Off-Time Ratio (SR5)	3V < V _{IN} < 5V, FB5 = 5V (Note 2)	0.2		0.8	
Efficiency	Circuit of Figure 1, I _{LOAD} = 100mA	_	85		%
AUXILIARY SMPS CONTROLLER					
Line Regulation	3V < V _{IN} < 5.5V (Note 1)		0.03	0.2	%
Enable Trip Voltage Level	ONA input will be inhibited until FB5 rises above this level	3.5	4.0	4.5	V
CSA Bias Current				10	μΑ
CSA Current-Limit Threshold		180		220	mV
DA On-Resistance	FB5 = 5.5V		4	15	Ω
DA Drive Current	DA = 2.5V		0.5		A
Switch On-Time Constant (KA)	3V < VIN < 5V, tONA = KA / VIN	1.5	2.2	3.0	µs-V
Switch Off-Time Ratio (SRA)	3V < V _{IN} < 5V, 7V < FBA < 11V (Note 3)	0.2		0.9	<u> </u>
Efficiency	Circuit of Figure 1, ILOAD = 60mA		75		 %

ELECTRICAL CHARACTERISTICS (continued)

(V_{IN} = 3V, GND = PGND = 0V, SHDN = V_{IN}, EXT open, FBA feedback resistors set for 12V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
SOFT-START CONTROL						
Source Resistance	SS5, SSA; SHDN = ONA = 3V	14	20	28	kΩ	
Discharge Resistance	SS5, SSA; SHDN = ONA = 0V		50	300	Ω	
LOGIC INPUTS AND OUTPUTS						
Input Low Voltage	SHDN, ONA			0.8	V	
Input High Voltage	SHDN, ONA	2			٧	
Input Leakage	SHDN, ONA			±1	μΑ	
Output Low Voltage	RESET, ISINK = 2mA, VIN = 2.6V			0.4	٧	
Output High Voltage	RESET, ISINK = 1mA, VIN = 3V	V _{IN} - 0.8			٧	
RESET Trip Level	Rising V _{IN} edge, typical hysteresis = 1%	2.7		2.9	V	
RESET Timeout		2		10	ms	
	V _{IN} = 2.9V, ISOURCE = 2µA	.6.5			V	
EXT Output Voltage	VIN = 5.5V, ISOURCE = 0µA			11.8		
EXT Output Voltage in Reset	V _{IN} = 2V, I _{SINK} = 0.1mA			1	٧	

Note 1: Line Regulation is tested by measuring the reference line regulation, since both converters are supplied from the regulated 5V output.

Note 2: Switch off-time ratio guarantees that the inductor will go into continuous conduction. The ratio is tested for two cases for the main SMPS:

1) $V_{IN} = 5V$, FB5 = 5V

 $SR5 = 0.120 \times toff / ton$

2) $V_{IN} = 3V$, FB5 = 5V

SR5 = 0.867 x toff / ton

Note that the constants are calculated from: (FB5 + 0.6V - V_{IN}) / V_{IN}

Note 3: Switch off-time ratio guarantees that the inductor will go into continuous conduction. The ratio is tested for two cases for the

auxiliary SMPS:

 $SRA = 0.520 \times toff / ton$


1) $V_{IN} = 5V$, VA = 7V2) $V_{IN} = 3V$, VA = 11V

 $SRA = 2.867 \times toff / ton$

Note that the constants are calculated from: (VA + 0.6V - V_{IN}) / V_{IN}

Typical Operating Characteristics

(Circuit of Figure 1, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)

200

100


n

(Circuit of Figure 1, TA = +25°C, unless otherwise noted.)



START-UP WAVEFORMS (12V AUXILIARY SMPS)


(VIN = 3.3V, ILOAD = 1.2mA, SHDN = HIGH)



A: ONA (5V/div) B: 12V AUXILIARY SMPS (5V/div)

D: V_{SWITCHED} (100mV/div, AC-COUPLED)

START-UP INRUSH CURRENT (VIN = 3.3V) (ILOAD = 5mA, SHDN = ONA = LOW)



A: V_{IN} (5V/div) B: VSWITCHED (5V/div)

D: I_{IN} (50mA/div)

vs. INPUT VOLTAGE 800 700 600 LOAD CURRENT (mA) 5V MAIN SMPS 500 400 300

LOAD CURRENT CAPABILITY

3.0 3.2 3.4 3.6 3.8 4.0 4.2 4.4 4.6 4.8 5.0 INPUT VOLTAGE (V)

12V AUXILIARY SMPS


START-UP WAVEFORMS (5V MAIN SMPS)

 $(V_{IN} = 3.3V, I_{LOAD} = 0A, ONA = LOW)$



A: SHDN (5V/div) B: 5V MAIN SMPS (1V/div) C: I_{IN} (200mA/div) D: V_{SWITCHED} (100mV/div, AC-COUPLED)

START-UP INRUSH CURRENT (VIN = 5V) (I_{I DAD} = 5mA, SHDN = ONA = LOW)



A: VIN (5V/div)


C: RESET (5V/div) D: In (50mA/div)

B: V_{SWITCHED} (5V/div)

Typical Operating Characteristics (continued)

(Circuit of Figure 1, $T_A = +25^{\circ}$ C, unless otherwise noted.)


LOAD-TRANSIENT RESPONSE (12V AUXILIARY SMPS)



A: ILOAD = 0mA to 80mA

B: 12V AUXILIARY SMPS (200mV/div. AC-COUPLED)


LOAD-TRANSIENT RESPONSE (5V MAIN SMPS)



A: I_{LOAD} = 0mA to 200mA

B: 5V MAIN SMPS (50mV/div, AC-COUPLED)


LINE-TRANSIENT RESPONSE (12V AUXILIARY SMPS)



 $I_{LOAD} = 20 \text{mA}$ A: V_{IN} = 3.3V to 5V

B: 12V AUXILIARY OUTPUT (200mV/div, AC-COUPLED)

LINE-TRANSIENT RESPONSE (5V MAIN SMPS)



100µs/div

 $I_{LOAD} = 40 mA$ A: Vin = 3.3V to 5V

B: 5V MAIN OUTPUT (50mV/div, AC-COUPLED)

Pin Description

PIN	NAME	FUNCTION	
1	EXT	Gate-Drive Output. Drives inrush surge-current limiting MOSFET. EXT is fed by an internal charge-pump tripler that swings from GND to VIN x 3.	
2	RESET	Power-On Reset Output. Low when V _{IN} < 2.8V and for 4ms after V _{IN} > 2.8V. EXT is low when RESET is low. Swings from GND to V _{IN} .	
3	REF	2V Reference Output. Bypass to GND with 0.1μF. No external load current is allowed.	
4	GND	Quiet Analog Ground and Low-Side Current-Sense Input for Auxiliary SMPS	
5	SHDN	Shutdown. Disables both SMPSs when low. In shutdown, the surge-protection input MOSFET is kept on.	
_ _ _	ONA	On/Off Control Input for Auxiliary SMPS, low = off	
7	SS5	Soft-Start Input for 5V Main SMPS. An external soft-start capacitor varies the 5V start-up time. Ramp time to fu	
8	SSA	Soft-Start Input for Auxiliary SMPS. An external soft-start capacitor varies the auxiliary SMPS start-up time. Rar time to full current limit is approximately 50µs per nF of soft-start capacitance.	
9	FBA	Feedback Input for Auxiliary SMPS. Regulates around REF (2V nominal). FBA is a high-impedance CMOS input	
 10	VA	Output Voltage Sense Input for Auxiliary SMPS. The only purpose of this pin is to set the SMPS timing algorithm Internally, VA connects to the top of a $250 \mathrm{k}\Omega$ ±30% resistor that connects to Vin.	
11	CSA	Current-Sense Input for Auxiliary SMPS. Current-limit threshold is 200mV nominal with respect to GND.	
	DA	Gate-Drive Output for Auxiliary SMPS. Swings 0V to FB5.	
12	+	Feedback Input for 5V Main SMPS. FB5 also serves as the supply voltage rail for much of the internal circuitry	
13	for both SMPSs (bootstrap supply input).		
14	PGND	Power Ground, source connection for the main 5V SMPS power MOSFET	
15	LX5	Drain Connection for 5V Main SMPS Power MOSFET	
16	VIN	Input Supply Voltage from the External Supply. Normal operating range is 3V to 5.5V.	

Standard Application Circuit

In the standard application circuit (Figure 1), the MAX624 generates 5V at 200mA (guaranteed) and 12V at 80mA from a 3.3V or 5V input, and includes soft-start and inrush surge-current limiting features. Successful use of the circuit does not require calculations; use the values given in Figure 1. For more detailed applications information, see the *Design Procedure for Main and Auxiliary SMPS*.

Detailed Description

The MAX624 is a dual-output DC-DC boost converter. The device accepts input voltages from 3V to 5.5V and generates two outputs: a 5V output at 200mA. and an adjustable output (i.e. 12V or 30V). The main 5V output has an internal MOSFET switch and currentsense resistor (0.15 Ω), which senses the output current and triggers the current-limit comparator. The auxiliary SMPS's current-limit resistor and MOSFET switch are external to the device. The current-limit voltage of the auxiliary SMPS is 200mV. Both the main and auxiliary SMPS have a soft-start feature that varies the start-up time of the outputs. The SS output source impedance of the two outputs is $20k\Omega$ to charge the external SS capacitor to 150mV (5V output) or 200mV (auxiliary output). The impedance of the SS pin when the device is in reset (5V) and when ONA = low (auxiliary) is 50Ω to GND. Full current limit is reached at a 50us/nF rate.

To prevent surge currents when the card is plugged into a live socket, this device is capable of driving an external high-side N-channel MOSFET in series with the main VCC supply to the card. The EXT pin drives the gate of the external MOSFET and is fed by an internal charge-pump tripler that delivers three-times VIN, even in shutdown mode. The output source impedance of EXT is approximately $100k\Omega$, and has an active pull-down.

The SS capacitor and the external inrush-limiting MOS-FET are optional components, not necessary unless inrush current is a concern. However, do not remove C9.

When the MAX624 is in reset, the FB5 and VA outputs are discharged to V_{IN} via two internal switches (Figure 2). Discharging the output capacitors to a low voltage level protects against false programming of flash memory chips.

5V Main SMPS

The main output is powered from the FB5 pin (i.e., bootstrapped) for higher speed and lower on-resistance of the power MOSFET. This SMPS consists of an error comparator, an output undervoltage-lockout comparator (set at 4V output), a timing generator for ton




Figure 1. Standard Application Circuit

and toppe, a current-limit comparator, a MOSFET driver, and the power switch (Figure 2).

The error comparator's noninverting input voltage is internally set to V_{REF}. FB5's voltage is scaled internally, so that when it exceeds 5V the comparator output trips and shuts down the PFM.

Leaving only the error comparator on when the switch is off keeps the quiescent current low. The current comparator is powered up after the switch is turned on. This provides leading-edge blanking on the current comparator, in order to filter noise spikes caused by switch gate capacitance so they don't trip the overcurrent comparator and turn off the switch.

The main PFM has an undervoltage-lockout circuit that trips at 4V (preset internal threshold). Until the 4V threshold is reached, the timing generator is disabled and a 100kHz start-up oscillator is used to generate the output.