



MPC4D MPC8S

CMOS ANALOG MULTIPLEXERS

FEATURES

- LOW POWER CONSUMPTION CMOS analog switches 15mW at 100kHz
- PROTECTS SIGNAL SOURCES Break-before-make switching
- HIGH THROUGHPUT RATE
- RELIABLE MONOLITHIC CONSTRUCTION

DESCRIPTION


The MPC8S is a single-ended monolithic 8-channel analog multiplexer and the MPC4D is a monolithic 4-channel differential input/output multiplexer. The digital and analog inputs are protected from overvoltage inputs that exceed either power supply. These CMOS devices feature self-contained binary channel address decoding and are compatible with DTL, TTL, or CMOS input levels. Channel interaction is eliminated during overvoltage conditions and also in the event of a power loss. They are packaged in a 16-pin DIP and dissipate typically 7.5mW.

International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel.: [602] 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

DESCRIPTION

The MPC8S is a single-ended monolithic 8-channel analog multiplexer and the MPC4D is a monolithic differential input/output channel analog multiplexer constructed with failure-protected CMOS devices. Transfer accuracies of better than 0.01% can be achieved at sampling rates up to 200kHz from signal sources of up to ± 10 volts amplitude.


These DTL/TTL/CMOS compatible devices feature self-contained binary channel address decoding. An ENABLE line is also made available which allows the user to individually enable an 8-channel group (MPC8S) or a 4-channel group (MPC4D) facilitating channel expansion in either single-mode or multitiered matrix configurations.



FUNCTIONAL BLOCK DIAGRAM - MPC4D

A ₁	A _O	E _N	"On" Switch Pair
х	х	L	None
L	L	н	1
L	Н	н	2
н	L	н	3
Н	Н	н	4

TRUTH TABLE -MPC4D




MPC4D PIN DIAGRAM

Digital and analog inputs are failure protected from either overvoltages that exceed the power supplies or from the loss of power.

High quality processing is employed to produce CMOS FET analog channel switches which have low leakage current, high OFF resistance, low feedthrough capacitance and fast settling time.


These devices are housed in compact 16-pin dual-in-line packages, and are specified for operation over a 0°C to +75°C temperature range. They are pin and package compatible with the 508/509 series.



FUNCTIONAL BLOCK DIAGRAM - MPC8S

	A 2	A ₁	A ₀	E _N	On Switch
	х	х	х	L	None
	L	L	L	Н	1
	L	L	Н	Н	2
	L	Н	L	Н	3
	L	Н	H	Н	4
	Н	L	L	H	5
•	н	L	Н	Н	6
	н	H	L	H	7
	Н	Н	Н	Н	8

TRUTH TABLE - MPC8S




MPC8S PIN DIAGRAM

SPECIFICATIONS

Typical for following conditions: V + = +15V, V - = -15V, R_{source} \leq 1000 Ω , T_A = 25°C unless otherwise noted.

ELECTRICAL								
MODELS	MPCBS	MPC4D	Units					
INPUT								
ANALOG INPUT								
Voltage Range	±I		v					
Maximum Overvoltage	+V supp	V.						
Current at Maximum Overvoltage	-V sup	oly -20	v					
per channel ⁽¹⁾	±1	8	mA					
Number of Input Channels	•							
Single-ended Differential	8	4						
ON Characteristics		•						
ON Resistance (Ron)		_						
Typical Maximum	1.: 1.:		kΩ kΩ					
Ron Drift vs. Temperature	E.·	.						
(0°C to +75°C)	0.2	25	%/°C					
Ron Mismatch Channel-to-channel	50 1	50	Ω					
Differential	N/A	50	l ä					
Input Leakage (I _L)	0.	-	nA.					
Input Leakage Drift OFF Characteristics	See Fi	gure 9	l ·					
OFF Resistance	10	н	Ω					
Output Leakage	_	_	_					
(All channels disabled) Input Leakage ⁽⁶⁾	0.1 0.0		nA nA					
Leakage Drift	See Fig		"^					
Output Leakage with Input	,	•						
Overvoltage of +35V	1		nA					
of -35V	i		μA					
DIGITAL INPUTS								
Logic "0" (V _L)(11(2)	-V supply ≤ V	/L < 0.8 at 1 nA	v					
Logic "I" (V _H) ^(1R2)		V supply at 1 nA	v					
Channel Select	3 bit binary	2 bit binary						
	code - one of eight	code - one of four	ŀ					
Enable	Logic "0" (low) dis		ł					
	Logic "I" (high) ena turn on selected ch	bles channel select to	J					
	turn on selected cit	attict.	ļ					
POWER REQUIREMENTS			١					
Rated Power Supply Voltages	±	15	V					
Supply Range +Supply	+10 te	o ±20	v					
-Supply	-10 t	o -20	v					
Supply Drain At 1 MHz Switching Speed	+4	2	mA					
AT 100 kHz Switching Speed).5	mA					
Typical Power Consumption	_							
DC to 10 kHz	<u> </u>	.5	mW					
DYNAMIC CHARACTERISTIC	CS							
Gain Error (20 MΩ load) maximum	0.0		%					
Crosstalk ⁽³⁾	0.0	05	% of OFF channel signa					
Settling Time ⁽⁴⁾			Chamici Signa					
To ±2mV ±(0.01%)			μs					
To ±20mV ±(0.10%) Common-mode Rejection (minimum)	N/A	! 120	μs dB					
Switching Time	1 17/7	120	""					
Turn ÖN	0.		μs					
Turn OFF Recovery Time from Input Overvoltage	0.	.5	μS					
Pulse of 35V for 100 µsec								
To 0.01%		50	μs					
To 0.10%	<u> </u>	5	μs					
OUTPUT								
Voltage Range		15	V F					
Capacitance to Ground Capacitance Mismatch	25 N/A	12 ⁽⁵⁾ ±10	pF %					
	17/7	<u> -10</u>	70					
TEMPERATURE	I		°c					
Specification		+75						



NOTES

- 1. Total power dissipation due to input overvoltage current flowing in the input protection circuitry must be limited to 0.75W for both (a) normal operation with power supplies turned on or (b) during a fault condition when the supplies are shorted to ground.
- 2. Maximum overvoltage is ±V_{SUPPLY} ±4V at ±15mA.
- 3. 20V peak-to-peak 1000Hz sinewave; R_{SOURCE} = 1000Ω, same signal on all unused channels.
- 4. For 20V between switched channels, $R_{SOURCE} = 1000\Omega$. See Figure 5 for settling time versus source impedance
- 5. From each side of MPC4D to ground.

.020

6. Leakage measurement made with all OFF channel inputs fed in parallel to +20V.

DISCUSSION OF PERFORMANCE Static Transfer Accuracy

The static or DC transfer accuracy of transmitting the multiplexer input voltage to the output depends on the channel ON resistance (Ron), the load impedance, the source impedance, the load bias current and the multiplexer leakage current.

SINGLE-ENDED MULTIPLEXER STATIC ACCURACY

The major contributors to static transfer accuracy for single-ended multiplexers are:

Source resistance loading error

Multiplexer ON resistance error

DC offset error caused by both load bias current and multiplexer leakage current.

Resistive Loading Errors

The source and load impedances will determine the input resistive loading errors. To minimize these errors:

- Keep loading impedance as high as possible. This minimizes the resistive loading effects of the source resistance and multiplexer ON resistance. As a guideline, load impedances of 10⁸ ohms or greater will keep resistive loading errors to 0.002% or less for 1000 ohm source impedances. A 106 ohm load impedance will increase source loading error to 0.2% or more.
- Use sources with impedances as low as possible. A 1000 ohm source resistance will present less than 0.001% loading error and 10,000 ohm source resistance will increase source loading error to 0.01% with a 10⁸ ohm load impedance.

Input resistive loading errors are determined by the following relationship: (see Figure 1)

Source and Multiplexer Resistive Loading Error

$$\in (R_S + R_{ON}) = \frac{R_S + R_{ON}}{R_S + R_{ON} + R_L} \times 100\%$$
where $R_S = \text{source resistance}$
 $R_L = \text{load resistance}$
 $R_{ON} = \text{multiplexer ON resistance}$

INPUT OFFSET VOLTAGE

Bias current generates an input OFFSET voltage as result of the IR drop across the multiplexer ON resistance and source resistance. A load bias current of 10 nanoamperes will generate an offset voltage of $20\mu V$ if a 1000 ohm source is used, and $200\mu V$ if a 10,000 ohm source is used. In general, for the MPC8S, the OFFSET voltage at the output is determined by:

$$\begin{aligned} \mathbf{V_{OFFSET}} &= (\mathbf{I_b} + \mathbf{I_L}) \ (\mathbf{R_{ON}} + \mathbf{R_S}) \\ \text{where } \mathbf{I_b} &= \mathbf{Bias} \ \mathbf{current} \ \mathbf{of} \ \mathbf{device} \ \mathbf{multiplexer} \ \mathbf{is} \ \mathbf{driving} \\ \mathbf{I_L} &= \mathbf{Multiplexer} \ \mathbf{leakage} \ \mathbf{current} \\ \mathbf{R_{ON}} &= \mathbf{Multiplexer} \ \mathbf{ON} \ \mathbf{resistance} \\ \mathbf{R_{SOURCE}} &= \mathbf{Source} \ \mathbf{resistance} \end{aligned}$$

DIFFERENTIAL MULTIPLEXER STATIC ACCURACY

Static accuracy errors in a differential multiplexer are difficult to control, especially when it is used for multiplexing low-level signals with full scale ranges of 10 to 100 millivolts.

The matching properties of the multiplexer, source and output load play a very important part in determining the transfer accuracy of the multiplexer. The source

impedance unbalance, common-mode impedance, load bias current mismatch, load differential impedance mismatch, and common-mode impedance of the load all contribute errors to the multiplexer. The multiplexer ON resistance mismatch, leakage current mismatch and ON resistance also contribute to differential errors.

The effects of these errors can be minimized by following the general guidelines described in this section, especially for low level multiplexing applications. Refer to Figure 2.

LOAD (OUTPUT DEVICE) CHARACTERISTICS

- Use devices with very low bias current. Generaly, FET input amplifiers should be used for low level signals less than 50mV RSR. Low bias current bipolar input amplifiers are acceptable for signal ranges higher than 50mV FSR. Bias current matching will determine the input offset.
- The system DC common-mode rejection (CMR) can never be better than the combined CMR of the multiplexer and driven load. System CMR will be less than the device which has the lower CMR figure.
- Load impedances, differential and common-mode, should be 10¹⁰ ohms or higher.

SOURCE CHARACTERISTICS

- The source impedance unbalance will produce offset, common-mode and channel-to-channel gain-scatter errors. Use sources which do not have large impedance unbalances if at all possible.
- Keep source impedances as low as possible to minimize resistive loading errors.
- Minimize ground loops. If signal lines are shielded, ground all shields to a common point at the system analog common.

If the MPC4D is used for multiplexing high-level signals of ±1 volt to ±10 volts full scale ranges, the foregoing precautions should still be taken, but the parameters are not as critical as for low-level signal applications.




FIGURE 1: MPC8S Static Accuracy Equivalent Circuit.




FIGURE 2: MPC4D Static Accuracy Equivalent Circuit.

SETTLING TIME

The gate-to-source and gate-to-drain capacitance of the CMOS FET switches, the RC time constants of the source and the load determine the settling time of the multiplexer.

Governed by the charge transfer relation $i = C \frac{dV}{dt}$, the charge currents transferred to both load and source by the analog switches are determined by the amplitude and rise time of the signal driving the CMOS FET switches and the gate-to-drain and gate-to-source junction capacitances as shown in Figure 3 and 4. Using this relationship, one can see that the amplitude of the switching transients seen at the source and load decrease proportionally as the capacitance of the load and source increase. The tradeoff for reduced switching transient amplitude is increased settling time. If effect, the amplitude of the transients seen at the source and load

$$dV_{load} = \frac{i}{C} dt$$
where $i = C \frac{dV}{dt}$ of the CMOS FET switches
$$C = load \text{ or source capacitance}$$

The source must then redistribute this charge, and the effect of source resistance on settling time is shown in the Settling Time Curve. This graph shows the settling time for a 20 volt step change on the input. The settling time for smaller step changes on the input will be less than that shown.

SWITCHING TIME

This is the time required for the CMOS FET to turn ON after a new digital code has been applied to the Channel Address inputs. It is measured from the 50 percent point of the address input signal to the 90 percent point of the analog signal seen at the output for a 10 volt signal change between channels.

CROSSTALK

Crosstalk is the amount of signal feedthrough from the three (MPC4D) or seven (MPC8S) OFF channels appearing at the multiplexer output. Crosstalk is caused by the voltage divider effect of the OFF channel OFF resistance and junction capacitances in series with the Ron and R_{SOURCE} impedances of the ON channel. Crosstalk is measured with a 20 volt pk-pk 1000 Hertz sine wave applied to all OFF channels. The crosstalk for these multiplexers is shown in the Typical Performance Curves.

COMMON-MODE REJECTION (MPC4D ONLY)

The matching properties of the load, multiplexer and source affect the common-mode rejection (CMR) capability of a differentially multiplexed system. CMR is the ability of the multiplexer and input amplifier to reject signals that are common to both inputs, and to pass on only the signal difference to the output. For the MPC4D, protection is provided for common-mode signals of ±20 volts above the power supply voltages with no damage to the analog switches.




FIGURE 3: Settling Time Effects - MPC8S




FIGURE 4: Settling & Common-Mode Effects - MPC4D.


The CMR of the MPC4D and Burr-Brown's INA110 Instrumentation Amplifier (G = 100) is 110dB at DC to 10Hz with a 6dB/octave rolloff to 70dB at 1000Hz. This measurement of CMR is shown in the Typical Performance Curves and is made with a Burr-Brown INA110 Instrumentation Amplifier connected for gains of 500, 100, and 10.


Factors which will degrade multiplexer and system DC CMR are:


- Amplifier bias current and differential impedance mismatch
- Load impedance mismatch
- Multiplexer impedance and leakage current mismatch
- Load and source common-mode impedance


AC CMR rolloff is determined by the amount of common-mode capacitances (absolute and mismatch) from each signal line to ground. Larger capacitances will limit CMR at higher frequencies; thus, if good CMR is desired at higher frequencies, the common-mode capacitances and unbalance of signal lines and multiplexer to amplifier wiring must be minimized. Use twisted-shielded pair signal lines wherever possible.


TYPICAL PERFORMANCE CURVES














OPERATION & INSTALLATION INSTRUCTIONS

The ENABLE input, pin 2, is included for expansion of the number of channels on a single node as illustrated in Figure 5. With ENABLE line at a logic 1, the channel is selected by the 2-bit (MPC4D) or 3-bit (MPC8S) Channel Select Address (shown in the Truth Tables on Page 2). If ENABLE is at logic 0, all channels are turned OFF, even if the Channel Address Lines are active. If the ENABLE line is not to be used, simply tie it to +V supply.

If the +15 volt and/or -15 volt supply voltage is absent or shorted to ground, the MPC4D and MPC8S multiplexers will not be damaged; however, some signal feedthrough to the output will occur. Total package power dissipation must not be exceeded (see Footnote 1, Page 3).

For best settling speed, the input wiring and interconnections between multiplexer output and driven devices should be kept as short as possible. When driving the digital inputs from TTL, open collector output with pull-up resistors are recommended. See Typical Performance Curves (Access Time).

To preserve common-mode rejection of the MPC4D, use twisted-shielded pair wire for signal lines and inter-tier connections and/or multiplexer output lines. This will help common-mode capacitance balance and reduce stray signal pickup. If shields are used, all shields should be connected as closely as possible to system analog common or to the common-mode guard driver.

CHANNEL EXPANSION

SINGLE-ENDED MULTIPLEXER (MPC8S)

Up to 32 channels (4 multiplexers) can be connected to a single node, or up to 64 channels using 9 MPC8S multiplexers on a two-tiered structure as shown in Figures 5 and 6.

DIFFERENTIAL MULTIPLEXER (MPC4D)

Single or multi-tiered configurations can be used to expand multiplexer channel capacity up to 32 channels using a 32 x 1 or 16 channels using a 4 x 4 configuration.

SINGLE NODE EXPANSION

The 32 x 1 configuration is simply eight MPC4D units tied to a single node. Programming is accomplished with a 5 bit counter, using the 2 LSB's of the counter to control Channel Address inputs A₀ and A₁ and the 3 MSB's of the counter to drive a 1 of 8 decoder. The 1 of 8 decoder then is used to drive the ENABLE inputs (pin 2) of the MPC4D multiplexers.

TWO TIER EXPANSION

Using a 4×4 2-tier structure for expansion to 16 channels, the programming is simplified A 4-bit counter output does not require a 1 of 8 decoder. The 2 LSB's of the counter drive the A_0 and A_1 inputs of the four first tier multiplexers and the 2 MSB's of the counter are applied to the A_0 and A_1 inputs of the second tier multiplexer.

Single vs. Multi-Tiered Channel Expansion

In addition to reducing programming complexity, twotier configuration offers the added advantages over single node expansion of reduced OFF channel current leakage (reduced OFFSET), better CMR, and a more reliable configuration if a channel should fail in the ON condition (short). Should a channel fail ON in the single node configuration, data cannot be taken from any channel, where as only one channel group is failed (4 or 8) in the multi-tiered configuration.




FIGURE 5. 32-Channel, Single-Tier Expansion.




FIGURE 6. Channel Expansion Up to 64 Channels Using 8×8 Two-Tiered Expansion.