



T-666-21-5|

## 54F/74F352 Dual 4-Input Multiplexer

### General Description


The 'F352 is a very high-speed dual 4-input multiplexer with common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The 'F352 is the functional equivalent of the 'F153 except with inverted outputs.

### Features


- Inverted version of 'F153
- Separate enables for each multiplexer
- Input clamp diode limits high speed termination effects

**Ordering Code:** See Section 5

### Logic Symbols




TL/F/9519-3



TL/F/9519-5


### Connection Diagrams

Pin Assignment for  
DIP, SOIC and Flatpak



TL/F/9519-1

Pin Assignment  
for LCC



TL/F/9519-2

**Unit Loading/Fan Out:** See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
I <sub>0a</sub> -I <sub>3a</sub>	Side A Data Inputs	1.0/1.0	20 $\mu$ A/-0.6 mA
I <sub>0b</sub> -I <sub>3b</sub>	Side B Data Inputs	1.0/1.0	20 $\mu$ A/-0.6 mA
S <sub>0</sub> -S <sub>1</sub>	Common Select Inputs	1.0/1.0	20 $\mu$ A/-0.6 mA
EA	Side A Enable Input (Active LOW)	1.0/1.0	20 $\mu$ A/-0.6 mA
EB	Side B Enable Input (Active LOW)	1.0/1.0	20 $\mu$ A/-0.6 mA
Z <sub>a</sub> , Z <sub>b</sub>	Multiplexer Outputs (Inverted)	50/33.3	-1 mA/20 mA

4

T-66-21-51

## Functional Description

The 'F352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs ( $S_0, S_1$ ). The two 4-input multiplexer circuits have individual active LOW Enables ( $\bar{E}_a, \bar{E}_b$ ) which can be used to strobe the outputs independently. When the Enables ( $\bar{E}_a, \bar{E}_b$ ) are HIGH, the corresponding outputs ( $\bar{Z}_a, \bar{Z}_b$ ) are forced HIGH.

The logic equations for the outputs are shown below:

$$\begin{aligned} Z_a &= \bar{E}_a \cdot (I_{0a} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1a} \cdot \bar{S}_1 \cdot S_0 + \\ &\quad I_{2a} \cdot S_1 \cdot S_0 + I_{3a} \cdot S_1 \cdot S_0) \end{aligned}$$

$$\begin{aligned} Z_b &= \bar{E}_b \cdot (I_{0b} \cdot \bar{S}_1 \cdot \bar{S}_0 + I_{1b} \cdot \bar{S}_1 \cdot S_0 + \\ &\quad I_{2b} \cdot S_1 \cdot S_0 + I_{3b} \cdot S_1 \cdot S_0) \end{aligned}$$

The 'F352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

## Truth Table


Select Inputs			Inputs (a or b)				Output
$S_0$	$S_1$	$\bar{E}$	$I_0$	$I_1$	$I_2$	$I_3$	$\bar{Z}$
X	X	H	X	X	X	X	H
L	L	L	L	X	X	X	H
L	L	L	H	X	X	X	L
H	L	L	X	L	X	X	H
H	L	L	X	H	X	X	L
L	H	L	X	X	L	X	H
L	H	L	X	X	H	X	L
H	H	L	X	X	X	L	H
H	H	L	X	X	X	H	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

## Logic Diagram



TL/F/9519-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

**Absolute Maximum Ratings (Note 1)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature under Bias  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Junction Temperature under Bias  $-55^{\circ}\text{C}$  to  $+175^{\circ}\text{C}$

$V_{CC}$  Pin Potential to Ground Pin  $-0.5\text{V}$  to  $+7.0\text{V}$

Input Voltage (Note 2)  $-0.5\text{V}$  to  $+7.0\text{V}$

Input Current (Note 2)  $-30\text{ mA}$  to  $+5.0\text{ mA}$

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0\text{V}$ )

Standard Output  $-0.5\text{V}$  to  $V_{CC}$

TRI-STATE® Output  $-0.5\text{V}$  to  $+5.5\text{V}$

Current Applied to Output in LOW State (Max) twice the rated  $I_{OL}$  (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

**DC Electrical Characteristics**

Symbol	Parameter	54F/74F			Units	$V_{CC}$	Conditions
		Min	Typ	Max			
$V_{IH}$	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
$V_{IL}$	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
$V_{CD}$	Input Clamp Diode Voltage		-1.2		V	Min	$I_{IN} = -18\text{ mA}$
$V_{OH}$	Output HIGH Voltage 54F 10% $V_{CC}$ 74F 10% $V_{CC}$ 74F 5% $V_{CC}$	2.5 2.5 2.7			V	Min	$I_{OH} = -1\text{ mA}$ $I_{OH} = -1\text{ mA}$ $I_{OH} = -1\text{ mA}$
$V_{OL}$	Output LOW Voltage 54F 10% $V_{CC}$ 74F 10% $V_{CC}$		0.5 0.5		V	Min	$I_{OL} = 20\text{ mA}$ $I_{OL} = 20\text{ mA}$
$I_{IH}$	Input HIGH Current 54F 74F		20.0 5.0		$\mu\text{A}$	Max	$V_{IN} = 2.7\text{V}$
$I_{BVI}$	Input HIGH Current Breakdown Test 54F 74F		100 7.0		$\mu\text{A}$	Max	$V_{IN} = 7.0\text{V}$
$I_{CEX}$	Output HIGH Leakage Current 54F 74F		250 50		$\mu\text{A}$	Max	$V_{OUT} = V_{CC}$
$I_{ID}$	Input Leakage Test 74F	4.75			V	0.0	$I_{ID} = 1.9\text{ }\mu\text{A}$ All Other Pins Grounded
$I_{OD}$	Output Leakage Circuit Current 74F		3.75		$\mu\text{A}$	0.0	$V_{OD} = 150\text{ mV}$ All Other Pins Grounded
$I_{IL}$	Input LOW Current		-0.6		$\text{mA}$	Max	$V_{IN} = 0.5\text{V}$
$I_{OS}$	Output Short-Circuit Current	-60	-150		$\text{mA}$	Max	$V_{OUT} = 0\text{V}$
$I_{CCH}$	Power Supply Current	9.3	14		$\text{mA}$	Max	$V_O = \text{HIGH}$
$I_{CCL}$	Power Supply Current	13.3	20		$\text{mA}$	Max	$V_O = \text{LOW}$

T-66-21-51

## AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F			74F			Units	Fig. No.		
		$T_A = +25^\circ C$			$T_A, V_{CC} = MII$			$T_A, V_{CC} = Com$						
		$V_{CC} = +5.0V$			$C_L = 50 pF$			$C_L = 50 pF$						
		Min	Typ	Max	Min	Max	Min	Max	Min	Max				
$t_{PLH}$	Propagation Delay $S_n$ to $Z_n$	4.0	8.0	11.0	3.5	14.0	3.5	12.5			ns	2-3		
$t_{PHL}$	Propagation Delay $E_n$ to $Z_n$	3.5	6.5	8.5	3.0	11.0	3.0	9.5			ns	2-3		
$t_{PLH}$	Propagation Delay $I_n$ to $Z_n$	2.0	5.2	7.0	2.0	9.0	2.0	8.0			ns	2-3		
$t_{PHL}$		1.3	2.5	4.0	1.0	5.0	1.0	4.5						