8

- Previously Called TMS4045/TMS40L45
- 1024 X 4 Organization
- Single +5-V Supply
- High Density 300-mil (7.62 mm) 18-Pin Package
- Fully Static Operation (No Clocks, No Refresh, No Timing Strobe)
- 4 Performance Ranges:

#### ACCESS READ OR WRITE

	TIME (MAX)	CYCLE (MIN)
TMS2114-15, TMS2114L-15	150 ns	150 ns
TMS2114-20, TMS2114L-20	200 ns	200 ns
TMS2114-25, TMS2114L-25	250 ns	250 ns
TMS2114-45, TMS2114L-45	450 ns	450 ns

- 400-mV Guaranteed DC Noise Immunity with Standard TTL Loads – No Pull-Up Resistors Required
- Common I/O Capability
- 3-State Outputs and Chip Select Control for OR-Tie Capability
- Fan-Out to 2 Series 74, 1 Series 74S, or 8 Series 74LS TTL Loads
- Low Power Dissipation

#### MAX (OPERATING)

	, •
TMS2114	550 mW
TMS2114L	330 mW

### TMS2114, TMS2114L . . . NL PACKAGE (TOP VIEW)



PIN NOMENCLATURE					
AO - A9	Addresses				
DQ1 - DQ4	Data In/Data Out				
š	Chip Select				
Vcc	+ 5-V Supply				
Vss	Ground				
₩ ₩	Write Enable				

#### description

This series of static random-access memories is organized as 1024 words of 4 bits each. Static design results in reducing overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. Because this series is fully static, chip select may be tied low to further simplify system timing. Output data is always available during a read cycle.

All inputs and outputs are fully compatible with Series 74, 74S or 74LS TTL. No pull-up resistors are required. This 4K Static RAM series is manufactured using TI's reliable N-channel silicon-gate technology to optimize the cost/performance relationship.

The TMS2114/2114L series is offered in the 18-pin dual-in-line plastic (NL suffix) package designed for insertion in mounting-hole rows on 300-mil (7.62 mm) centers. The series is guaranteed for operation from 0°C to 70°C.

Copyright © 1983 by Texas Instruments Incorporated

#### addresses (AO - A9)

The ten address inputs select one of the 1024 4-bit words in the RAM. The address inputs must be stable for the duration of a write cycle. The address inputs can be driven directly from standard Series 54/74 TTL with no external null-up resistors.

#### chip select (S)

The chip-select terminal, which can be driven directly from standard TTL circuits, affects the data-in and data-out terminals. When chip select is at a logic low level, both terminals are enabled. When chip select is high, data-in is inhibited and data-out is in the floating or high-impedance state.


#### write enable (W)

The read or write mode is selected through the write enable terminal. A logic high selects the read mode; a logic low selects the write mode.  $\overline{W}$  or  $\overline{S}$  must be high when changing addresses to prevent erroneously writing data into a memory location. The  $\overline{W}$  input can be driven directly from standard TTL circuits.

#### data-in/data-out (DQ1 - DQ4)

Data can be written into a selected device when the write enable input is low. The DQ terminal can be driven directly from standard TTL circuits. The three-state output buffer provides direct TTL compatibility with a fan-out of two Series 74 TTL gates, one Series 74S TTL gate, or eight Series 74LS TTL gates. The DQ terminals are in the high-impedance state when chip select (\$\overline{S}\$) is high or whenever a write operation is being performed. Data-out is the same polarity as data-in.

#### logic symbol<sup>†</sup>



	FUNCTION TABLE										
$\overline{\mathbf{w}}$	S	DQ1 - DQ4	MODE								
		VALID DATA	WRITE								
H		DATA OUTPUT	READ								
X	н	HI-Z	DEVICE DISABLED								

<sup>†</sup>This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 10-1.

## absolute maximum ratings over operating free-air temperature (unless otherwise noted) $^{\dagger}$

Supply voltage, VCC (see Note 1)	0.5 V to 7 V
Supply voltage, VCC (see Note 17	1 V to 7 V
Input voltage (any input) (see Note 1)	1 W
Continuous power dissipation	0°C to 70°C
Operating free-air temperature range  Storage temperature range	-55°C to 150°C
Storage temperature range	00 0 .5 .00 0

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to the ground material.

#### recommended operating conditions

		TMS2114 TMS2114L				
PARAMETER	MIN	NOM	MAX	1		
	4.5	5	5.5	٧		
Supply voltage, VCC		0		V		
Supply voltage, VSS		<u> </u>	5.5	V		
High-level input voltage, V <sub>IH</sub>			0.8	l v		
Low-level input voltage, VIL (see Note 2)			70	°C		
Operating free-air temperature, TA						

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minium, is used in this data sheet for logic voltage levels only.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS†		MIN	TYP‡		
VOH	High-level voltage	IOH = -1 mA					MAX	UNIT
VOL	Low-level voltage	IOI ≈ 3.2 mA		2.4			V	
f <sub>1</sub>	Input current	V <sub>I</sub> = 0 V to MAX	VCC = MIN (or	perating)			0.4	V
	0#	S at 2 V or					10	μΑ
oz	Off-state output current	W at 0.8 V	V <sub>O</sub> = 0 V to M			±10	μА	
<sup>1</sup> CC	Supply current from VCC	I <sub>O</sub> = 0 mA,	TMS 2114	V <sub>CC</sub> = MAX		90	100	
		T <sub>A</sub> = 0°C (worst case)	TMS 2114L	V <sub>CC</sub> = MAX	+	50	60	mA
C <sub>i</sub>	Input capacitance	V <sub>I</sub> = 0 V, f ≈ 1 MHz			<del>                                     </del>		8	рF
Co	Output capacitance	V <sub>O</sub> ≈ 0 V,						——
		f = 1 MHz			1		8	рF

 $<sup>^{\</sup>dagger}$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# timing requirements over recommended supply voltage range, T<sub>A</sub> = 0 °C to 70 °C, 1 Series 74 TTL load,


	PARAMETER		TMS2114-15 TMS2114L-15		TMS2114-20 TMS2114L-20		TMS2114-25 TMS2114L-25		TMS2114-45 TMS2114L-45	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN		-
tc(rd)	Read cycle time	150		200		250			MAX	<del> </del> -
tc(wr)	Write cycle time	150		200				450		ns
t <sub>W</sub> (W)	Write pulse width	80				250		450		ns
t <sub>su(A)</sub>	Address set up time			100		100		200		ns
		0	j	0		0		0		<del>  "</del> -
t <sub>su(S)</sub>	Chip select set up time	80		100		100				ns
t <sub>su(D)</sub>	Data set up time	80						200		ns
th(D)	Data hold time	+		100		100		200		ns
		0		0		0		0		<del>                                     </del>
th(A)	Address hold time	0		0						ns
						0		20		ns

# switching characteristics over recommended voltage range, $T_A = 0^{\circ}C$ to $70^{\circ}C$ , 1 Series 74 TTL load, $C_L = 100$ pF

	PARAMETER		11110211111		TMS2114-20 TMS2114L-20		TMS2114-25 TMS2114L-25		TMS2114-45 TMS2114L-45	
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	L
ta(A)	Access time from address		150		200		250		450	ns
t <sub>a</sub> (S)	Access time from chip select (or output enable) low		70		85		100		120	ns
	Access time from write enable high		70		85		100		120	ns
t <sub>a(W)</sub>	Output data valid after address change	20		20		20		20		ns
tdis(S)	Output disable time after chip select (or output enable) high		50	i	60		60		100	ns
t <sub>dis</sub> (W)	Output disable time after write enable low		50		60		60		100	ns


#### read cycle timing<sup>†</sup>


184



All timing reference points are 0.8 V and 2.0 V on inputs and 0.6 V and 2.2 V on outputs (90% points). Input rise and fall times equal 10 nanoseconds.

†Write enable is high for a read cycle.





#### TYPICAL APPLICATION DATA

Early write cycle avoids DQ conflicts by controlling the write time with  $\overline{S}$ . On the diagram above, the write operation will be controlled by the leading edge of  $\overline{S}$ , not  $\overline{W}$ . Data can only be written when both  $\overline{S}$  and  $\overline{W}$  are low. Either  $\overline{S}$  or  $\overline{W}$  being high inhibits the write operation. To prevent erroneous data being written into the array, the addresses must be stable during the write cycle as defined by  $t_{SU}(A)$ ,  $t_{W}(W)$ , and  $t_{h}(A)$ .

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.