MOS LSI

TMS 4060 JL. NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

OCTOBER 1977

 4096 x 1 Organization 3 Performance Ranges: 			7		N CERAMIC AND P IAL-IN-LINE PACK/ (TOP VIEW)		
	READ OR	READ, MODIFY	v _{BB}	۱[•]] 22	v _{SS}
ACCESS TIME	WRITE CYCLE	WRITE CYCLE	A9	2 [4	21	A8
(MAX) TMS 4060 300 ns	470 ns	710 ns	A10	3 [<u> </u>	_]] 20	A7
TMS 4060-1 250 ns TMS 4060-2 200 ns	430 ns 400 ns	640 ns 580 ns	A11	4 [₫	19	A6
			cs	5	<u>d</u>	þ 18	V _{DD}
 Full TTL Compatibility (No Pull-Up Resistors N 		S EXCEPT CE	DI	6 [<u>d</u>	1 7	CE
Low Power Dissipation	- (Ti a.al)		\overline{oo}	7 [₫	16	N/C
400 mW Operatin0.2 mW Standby (•		A0	8	₫,	15	A5
Single Low-Capacitance N. Shaward Sitions Cons.			A 1	9 [<u></u>	_p	A4
 N-Channel Silicon-Gate 22-Pin 400-Mil Dual-in- 	-		A2	10	1	13	A3
description			Уcc	11]	j 12	R/W

The TMS 4060 series is composed of high-speed dynamic 4096-bit MOS random-access memories, organized as 40% one-bit words. N-channel silicon-gate technology is employed to optimize the speed/power/density trade-off. Thee performance options are offered: 300 ns access for the TMS 4060, 250 ns access for the TMS 4060-1, and 200 ns for the TMS 4060-2. These options allow the system designer to more closely match the memory performance to the capability of the arithmetic processor.

All inputs except the chip enable are fully TTL-compatible and require no pull-up resistors. The low capacitance of the address and control inputs precludes the need for specialized drivers. When driven by a Series 74 device, the guaranteed do input noise immunity is 200 mV. The TTL-compatible buffer is guaranteed to drive two Series 74 TTL gates. The TMS 4060 series uses only one clock (chip enable) to simplify system design. The low-capacitance chip-enable input requires a positive voltage swing (12 volts), which can be driven by a variety of widely available drivers.

The typical power dissipation of these RAM's is 400 mW active and 0.2 mW standby. To retain data only 6 mW average power is required, which includes the power consumed to refresh the contents of the memory.

The TMS 4060 series is offered in both 22-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages. The series is quaranteed for operation from 0°C to 70°C. These packages are designed for insertion in mounting-hole rows on 0.400 mil centers.

operation

chip select (CS)

The chip-select terminal, which can be driven from standard TTL circuits without an external pull-up resistor, affects the data-in, data-out and read/write inputs. The data input and data output terminals are enabled when chip select is low. Therefore, the read, write, and read-modify-write operations are performed only when chip select is low. If the chip is to be selected for a given cycle, the chip-select input must be low on or before the rising edge of the chip enable If the chip is not to be selected for a given cycle, chip select must be held high as long as chip enable is high. A register for the chip-select input is provided on the chip to reduce overhead and simplify system design.

chip enable (CE)

A single external clock input is required. All read, write, and read-modify-write operations take place when the chip enable input is high. When the chip enable is low, the memory is in the low-power standby mode. No read or write operations can take place because the chip is automatically precharging.

reration (continued)

mode select (R/W)

The read or write mode is selected through the read/write (R/\overline{W}) input. A logic high on the R/\overline{W} input selects the read mode and a logic low selects the write mode. The read/write terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected.

address (A0-A11)

All addresses must be stable on or before the rising edge of the chip-enable pulse. All address inputs can be driven from standard TTL circuits without pull-up resistors. Address registers are provided on chip to reduce overhead and simplify system design.

data-in (D1)


Data is written during a write or read-modify-write cycle while the chip enable is high. The data-in terminal can be driven from standard TTL circuits without a pull-up resistor. There is no register on the data-in terminal.

The three-state output buffer provides direct TTL compatibility with a fan-out of two Series 74 TTL gates. The output is in the high-impedance (floating) state when the chip enable is low. It remains in the high-impedance state if the chip-select input is high when chip enable goes high and provided that chip select remains high as long as chip enable is high. If the chip select is set up low prior to the rise of chip enable and held low an interval after that rise, the output will be enabled as long as chip enable stays high regardless of subsequent changes in the level of chip select. A data-valid mode is always preceded by a low output state. Data-out is inverted from data-in.

refresh

Refresh must be performed every two milliseconds by cycling through the 64 addresses of the lower-order-address inputs, A0 through A5 (pins 8, 9, 10, 13, 14, 15), or by addressing every row within any 2-millisecond period. Addressing any row refreshes all 64 bits in that row. The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, then chip select must be high. The column addresses (A6 through A11) can be indeterminate during refresh.

functional block diagram



sholute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note)							_											٠.			0.3 to 20 V
Subbit voltage, ACC (see More)	•	•	•	٠.	-	-															-1 to 15 V
Supply voltage, VCC, VDD relative to VSS		٠	٠		٠	•	•	•	•	•	•	•	٠	•	•	•	•	•	•	•	
																				•	0.5 10 10 1
Chip-enable voltage (see Note)			•		•	•	•	•	•	•	٠	•									2 to 7 V
Output voltage (operating, with respect to	٧s	S}		٠	٠	٠	•	•	•	-	•	٠	•	•	•	•	•	•	•	•	0°C to 70°C
Operating free-air temperature range								-			٠	٠	٠	٠	•	•	•	٠	•	•	-55 0 10 130 0
Tionago zompanana o																					1. unless otherwise

*OTE: Under absolute maximum ratings, voltage values are with respect to the most negative supply voltage, VBB (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to VSS.

recommended operating conditions (see Note)

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	٧
Supply voltage, V _{DD}	11,4	12	12.6	V
Supply voltage, VSS		D .		V
Supply voltage, VBB	-4.5	-5	-5.5	V
High-level input voltage, VIH (all inputs except chip enable)	2.2		5.25	V
High-level chip enable input voltage, VIH(CE)	V _{DD} −0.6	VDE) +1.0	v
Low-level input voltage, VIL (all inputs except chip enable) (see Note)	-0.6		0.6	V
Low-level chip enable input voltage, VIL(CE) (see Note)	-1		0.6	V
Refresh time, trefresh			2	ms
Operating free-air temperature, TA	0		70	,c
				1

NOTE: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only

electrical characteristics over full range of recommended operating conditions, TA = 0°C to 70°C (unless otherwise noted)

	PARAMETER	TEST COM	IDITIONS	MIN	TYP	MAX	UNIT
v _{он}	High-level output voltage	I _O = -2 mA		2.4		Vcc	V
VOL	Low-level output voltage	I _O = 3.2 mA		Vss		0.4	v
l _i	Input current (all inputs except chip enable)	V ₁ = 0 to 5.25 V				10	μА
I(CE)	Chip enable input current	V _I = 0 to 13.2 V		1		2	μА
loz	High-impedance-state (off-state) output current	V _O = 0 to 5.25 V				10	μА
¹cc	Supply current from VCC	2 Series 74 TTL to	eds			1	mA
¹ DD	Supply current from VDD	V(H(CE) = 12.6 V			30	60	mA
IDD	Supply current from VDD, standby	VILICEI = 0.6 V ta	fter 1 memory cyclel(See	Note 2)	20		μА
			TMS 4060		32		
	Average supply current from VDD	1	TMS 4060-1	T	35		
(DD(av)	during read or write cycle	1	TMS 4060-2		38] """
		Minimum cycle	TMS 4060-3		42]
		time	TMS 4060	\neg	32		1
	Average supply current from VDD		TMS 4060-1		35		_{mA}
DD(av)	during read, modify write cycle		TMS 4060-2		38		1 ma
			TMS 4060-3		42		l
BB	Supply current from VBB	V _{BB} = -5.5 V, V _{DD} = 12.6 V,	V _{CC} = 5.25 V, V _{SS} = 0 V		5	100	μА

TAIL typical values are at TA = 25°C. NOTE 2: Chip enable must be cycled before LpD standby measurement is made. capacitance at VDD = 12 V, VSS = 0 V, VBB = -5 V, VCC = 5 V, VI(CE) = 0 V, VI = 0 V, f = 1 MHz ‡ , TA = 0°C to 70°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	T MAX	UNIT
C _{i(ad)}	Input capacitance address Inputs		5	7	pF
		VI(CE) = 10.8 V	18	22	J ₀F
Ci(CE)	Input capacitance clock input	VI(CE) = 0 V	23	27	Ľ.
Ci(CS)	Input capacitance chip select input			6	pF
C _{i(data)}	Input capacitance data input		4	6	pF
C _{i(R/W)}	Input capacitance read/write input		5	,	pF
Co	Output capacitance		9	. 1	pF

[‡]AC characterisitics guaranteed only for cumulative chip enable duty cycle less than 65% over each 2 millisecond period.

$_{1980}$ cycle timing requirements over recommended supply voltage range, TA = 0° C to 70° C

		TMS	4060	TMS	1060-1	TMS 4	1060-2	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNEIL
(e(rd)	Read cycle time	470		430		400		ns.
w(CEH)	Pulse width, chip enable high	300	4000	260	4000	230	4000	пs
w(CEL)	Pulse width, chip enable low	130		130		130		ns
r(CE)	Chip-enable rise time		40		40		40	ns
(CE)	Chip-enable fall time		40		40		40	ns
su(ad)	Address setup time	01		01		0†		ns.
su(CS)	Chip-select setup time	01		01		01		ns
su(rd)	Read setup time	0†		01		01		ns
h(ad)	Address hold time	1501		1501		1501		NS
h(CS)	Chip-select hold time	1501		150t		1501		ns.
h(rd)	Read hold time	401		40+		401		ns

^{&#}x27;.The arrow indicates the edge of the chip enable pulse used for reference: 1 for the rising edge, 1 for the falling edge.

read cycle switching characteristics over recommended supply voltage range, $T_A = 0^{\circ}C$ to $70^{\circ}C$

			TMS 4060		TMS	4060-1	TMS-	UNIT	
	PARAMETER	7	MIN	MAX	MIN	MAX	MIN	MAX	ייווייי
t _a (CE)	Access time from chip enable			280		230		180	ns
a(ad)	Access time from address [†]			300	1	250		200	rts
PHZ Or	Output disable time from high	7	30	7	30		30	_	ns
PLZ	or low level‡	1	30		130	<u> </u>	<u> </u>		
PZL	Output enable time to low level			250	1	200		150	ns

Test conditions: C_L = 50 pF, t_{r(CE)} = 20 ns, Load = 1 Series 74 TTL gate.


wite cycle timing requirements over recommended supply voltage range, T_A = 0°C to 70°C

		TMS	4060	TMS	4060-1	TMS	UNIT	
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	ORIT
c(wr)	Write cycle time	470		430		400		ns
w(CEH)	Pulse width, chip enable high	300	4000	260	4000	230	4000	ns
w(CEL)	Pulse width, chip enable low	130		130		130		ns
w(wr)	Write pulse width	200		190		180		ns
(CE)	Chip-enable rise time		40		40		40	ns
f(CE)	Chip-enable fall time		40		40	Γ	40	ns
su(ad)	Address setup time	01		01		01		ns
su(CS)	Chip-select setup time	01		01		Of		ns
su(da-wr)	Data-to-write setup time*	0		Ó		0		ns
sulwr)	Write-pulse setup time	2401		220↓		210.		ns
h(ad)	Address hold time	1501		1501		150↑		ns
hICS)	Chip-select hold time	1501		1501		1501		ns
hidal	Data hold time	401		40;		401		ns

Test conditions: $C_L = 50 \ \mathrm{pF}$, Load = 1 Series 74 TTL gate.


[&]quot;If R/W is low before CE goes high, then DI must be valid when CE goes high.

read cycle timing



NOTE For the chip enable input, high and low timing points are 90% and 10% of VIHICE). Other input timing points are 0.6 V (low) 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).

write cycle timing



NOTE: For the chip-enable input, high and low timing points are 90% and 10% of V_{1H(CE)}. Other input timing points are 0.6 V (low) and 2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high). During the time from the rise of CE to the fall of R/W, R/W is primitted to change from high to low only. AC characteristics guaranteed only for cumulative CE duty cycle less than 65% over each 2 n period.

read-modify-write cycle timing requirements over recommended supply voltage range, $T_A = 0^{\circ}C$ to $70^{\circ}C$

	PARAMETER	TMS	4060	TMS	4060-1	TMS	4060-2	Γ_
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
'c(RMW)	Read-modify-write cycle time*	710		640		580		ns
tw(CEH)	Pulse width, chip enable high*	540	4000	470	4000	410	4000	
tw(CEL)	Pulse width, chip enable low	130	1000	130	4000		4000	ns
lw(wr)	Write pulse width					130		ns
(CE)	Chip-enable rise time	200		190		180		ns
			40		40]		40	ns.
H(CE)	Chip-enable fall time		40		40		40	ns
u (ad)	Address setup time	01		01		O f		ns
¹su(ĈŜ)	Chip-select setup time	01		01		01		ns
su(da-wr)	Data-to-write setup time			0		0	-	
su(rd)	Read pulse setup time	01		01				ns
su(wr)	Write pulse setup time	240		_		01		ns
h(ad)	Address hold time			220↓		2101		ns
		1501		1501		1501		ns
h(CS)	Chip-select hold time	150†		1501		150 1	$\overline{}$	ns
h(rd)	Read hold time	2801		2301		180 f	$\overline{}$	ns
h(da)	Data hold time	40∔		401	 +	40.	- $+$	ns

The arrow indicates the edge of the chip enable pulse used for reference: 1 for the rising edge, 1 for the falling edge. Test conditions: $1_{f(rd)} = 20$ ns.

read-modify-write cycle switching characteristics over recommended supply voltage range, $T_A = 0^{\circ}C$ to 70 $T_A = 0^{\circ} C$ to $70^{\circ} C$


	PARAMETER	TMS	TMS	4060-1	TMS	T		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(CE)	Access time from chip enable		280		230		180	ns
the le	Access time from address [†]		300		250		200	ns
	Propagation delay time, low-to-high							- ""
ΨLH	level output from write pulse‡	30	- 1	30		30		ns
1PHZ	Output disable time from high level	30		30		30		ns
¹ PZL	Output enable time to low level		250	···	200		150	ns

 $^{^{17}}$ est conditions: C $_L$ = 50 pF, t $_{r(CE)}$ = 20 ns, Load = 1 Series 74 TTL gate. 17 est conditions: C $_L$ = 50 pF, Load = 1 Series 74 TTL gate.

read-modify-write cycle timing

and


.2





YOTE: For the chip enable input, high and low timing points are 90% and 10% of V_{IH(CE)}. Other input timing points are 0.6 V (low) and 2.2 V (high), Output timing points are 0.4 V (low) and 2.4 V (high), AC characteristics guaranteed only for cumulative CE duty cycle less than 65% over each 2 ms period.


timing diagram conventions


MEANING TIMING DIAGRAM INPUT OUTPUT SYMBOL FORCING FUNCTIONS RESPONSE FUNCTIONS Must be steady high or low Will be steady high or low Will be changing from high High-to-low changes to low sometime during permitted designated interval Will be changing from low Low-to-high changes to high sometime during permitted designated interval Don't care State unknown or changing Center line is high-impedance (Does not apply) off-state











NINTED IN U.S.A.