- MIL-STD-883C High-Reliability Processed and -55°C to 100°C (S Designator) Temperature Range, 20-Pin 300-Mil Ceramic Sidebrazed Package
- Dual Accessibility One Port Sequential Access. One Port Random Access
- Four Cascaded 64-Bit Serial Shift Registers for Sequential Access Applications
- Designed for both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- TR/QE as Output Enable Allows Direct Connection of D. Q. and Address Lines to Simplify System Design
- Random-Access Port Looks Exactly Like a SMJ4164
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- 65.536 × 1 Organization
- Supported by TI's Video System Controller (VSC)
- Maximum Access Time from RAS Less Than 150 ns
- Minimum Cycle Time (Read or Write) Less Than 240 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs for Both Random and Serial Access
- Common I/O Capability with Early Write Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation (SMJ4161-15)
 - Operating . . . 250 mW (Typical)
 - Standby . . . 80 mW (Typical)
- New SMOS (Scaled-MOS) N-Channel Technology
- **SOE** Simplifies Multiplexing of Serial Data Streams

JD	PACKAG	Ε
(T	OP VIEW)

SIN	1	\bigcup_{20}	□vss
SCLK [2	19	SOUT
SOE	3	18	TR/QE
ΡÜ	4	17	CAS
₩ď	5	16	<u> </u>
RAS	6	15	 A0
A6 🗍	7	14	[]A1
A5[8	13	_ A2
A4 🖺	9	12	[]A3
ĬααV	10	11	ΠA7

A0-A7	Address Inputs
CAS	Column-Address Strobe
D	Random-Access Data In
a	Random-Access Data Out
RAS	Row-Address Strobe
SCLK	Serial Data Clock
SIN	Serial Data In
SOE	Serial Output Enable
SOUT	Serial Data Out

5-V Supply

Write Enable

Ground

Register Transfer/Q Output Enable

TR/QE

 V_{DD}

Vss

W

PIN NOMENCLATURE

Military Products



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1985, Texas Instruments Incorporated

8-3

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

description

The SMJ4161 is a high-speed, dual-access 65,536-bit dynamic random-access memory. The random-access port makes the memory look like it is organized as 65,536 words of one bit each, like the SMJ4164. The sequential access port is interfaced to an internal 256-bit dynamic shift register organized as four cascaded 64-bit shift registers which makes the memory look like it is organized as up to 256 words of up to 256 bits each which are accessed serially. One, two, three, or four 64-bit shift registers can be sequentially read out after a transfer cycle, depending on a two-bit code applied to the two most significant column address inputs. The SMJ4161 employs state-of-the-art SMOS (Scaled-MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4161 features full asynchronous dual access capability except when transferring data between the shift register and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift register also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All address lines and data in are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The SMJ4161 is offered in a 20-pin ceramic dual-in-line package. It is guaranteed for operation from $T_A = -55$ °C to $T_C = 100$ °C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

random access address space to sequential address space mapping

The SMJ4161 is designed with each row divided into four, 64-column sections (see functional block diagram). The first column section to be shifted out is selected by the two most significant column address bits. If the two bits represent binary 00, then one to four registers can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) registers can be shifted out in order. If the two bits represent binary 10, then one to two of the most significant registers can be shifted out in order. Finally, if the two bits represent 11, only the most significant registers can be shifted out. All registers are shifted out with the least significant bit (bit 0) first and the most significant bit (bit 63) last. Note that if the two column address bits equal 00 during the last register transfer cycle $(\overline{TR}/\overline{QE})$ at logic level 0 as \overline{RAS} falls) a total of 256 bits can be sequentially read out.



functional block diagram



random-access operation

TR/QE

The $\overline{TR}/\overline{QE}$ pin has two functions. First, it selects either register transfer or random-access operation as \overline{RAS} falls, and second, if this is a random-access operation, it functions as an output enable after \overline{CAS} falls.

To use the SMJ4161 in the random-access mode, $\overline{\text{TR}}/\overline{\text{QE}}$ must be high as $\overline{\text{RAS}}$ falls. Holding $\overline{\text{TR}}/\overline{\text{QE}}$ high as $\overline{\text{RAS}}$ falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be transferred, the shift registers must be connected to the bit lines. Holding $\overline{\text{TR}}/\overline{\text{QE}}$ low as $\overline{\text{RAS}}$ falls enables the 256 switches that connect the shift register to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once \overline{CAS} has been pulled low, $\overline{TR}/\overline{QE}$ controls when the data will appear at the Q output (if this is a read cycle). Whenever $\overline{TR}/\overline{QE}$ is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output, making it possible to connect the address lines to the Q and D lines (use of this organization prohibits the use of the early write cycle).



address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (\overline{RAS}) . Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (\overline{CAS}) . All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select activating the column decoder and the input and output buffers.

write enable (W)

The read or write mode is selected through the write enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} , data out will remain in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. The falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatability (no pull-up resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as \overline{CAS} or $\overline{TR}/\overline{QE}$ is held high. Data will not appear on the output until after both \overline{CAS} and $\overline{TR}/\overline{QE}$ have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if tcQE is greater than tcQE MAX and trlCL is greater than trlCL MAX. Likewise, ta(C) MAX is valid only if trlCL is greater than trlCL MAX. Once the output is valid, it will remain valid while \overline{CAS} and $\overline{TR}/\overline{QE}$ are both low; \overline{CAS} or $\overline{TR}/\overline{QE}$ going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a delayed write or readmodify-write cycle, the output will follow the sequence for the read cycle. In a register transfer cycle, the output will always be in a high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address strobing successive column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, \overline{RAS} must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.



sequential access operation

TR/QE

Memory transfer operations involving parallel use of the shift register are first indicated by bringing $\overline{TR}/\overline{\Omega E}$ low before \overline{RAS} falls low. This enables the switches connecting the 256 elements of the shift register to the 256 bit lines of the memory array. The \overline{W} line determines whether the data will be transferred from or to the shift registers.

write enable (W)

In the sequential access mode, \overline{W} determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array, \overline{W} is held low as \overline{RAS} falls, and, to transfer from the memory array to the shift registers, \overline{W} is held high as \overline{RAS} falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of \overline{RAS} for this mode of operation.

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7, \overline{W} , and $\overline{TR}/\overline{QE}$ are latched on the falling edge of \overline{RAS} .

register column address (A7, A6)

To select one of the four shift registers (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when $\overline{\text{CAS}}$ falls. However, the $\overline{\text{CAS}}$ and register address signals need not be supplied every cycle, only when it is desired to change or select a new register.

SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view the shift registers as though they were made of 256 rising edge D flip-flops connected D to Q. The SMJ4161 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pin not only on the rising edge of SCLK but also after an access time of $t_a(RSO)$ from \overline{RAS} high during a parallel load of the shift registers.

SIN and SOUT

Data is shifted in through the SIN pin and is shifted out through the SOUT pin. The SMJ4161 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 6 ns after SCLK rises. These features make it possible to easily connect SMJ4161s together, to allow SOUT to be connected to SIN, and to give external circuitry a full SCLK cycle time to allow manipulation of the serial data. If SOUT is connected to SIN, the SCLK cycle time must include tsu(SI). When loading data into the shift register from the serial input in preparation for a shift-register-to-memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

SOE

The serial output enable pin controls the impedance of the serial output, allowing multiplexing of more than one bank of SMJ4161 memories into the same external video circuitry. When \overline{SOE} is at a logic low level, SOUT will be enabled and the proper data read out. When \overline{SOE} is at a logic high level, SOUT will be disabled and be in the high-impedance state.

refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times.



NOTE 1: All voltage values in this data sheet are with respect to VSS.

recommended operating conditions

MIN	NOM	MAX	UNIT
4.75	5	5.25	V
	0		V
24		Vnn+0.3	V
			V
			°C
		100	°c
		4.75 5 0 2.4 -0.6	4.75 5 5.25 0 2.4 V _{DD} +0.3 -0.6 0.8

NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as maximum, is used in this data sheet

tor logic voltage levels only.

3. Due to input protection circuitry, the applied voltage may begin to clamp at −0.6 V; test conditions must comprehend this

8

Military Products



[†]Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

			SI	NJ4161	15	SI	MJ4161	20	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
Voн	High-level output voltage (Q, SOUT)	I _{OH} = -5 mA	2.4			2.4			. v
VOL	Low-level output voltage (Q, SOUT)	I _{OL} = 4.2 mA			0.4			0.4	٧
lı	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, Outputs = open			± 10			± 10	μА
lo‡	Output current (leakage) (Q, SOUT)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V	,		± 10			± 10	μΑ
lDD1	Average operating current during read or write cycle	tc(rd) = minimum cycle time, TR/Œ low after RAS falls, § SCLK and SIN low, SOE high, No load on Q and SOUT		50	75		45	75	mA
I _{DD2} ¶	Standby current	After 1 - RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on Q and SOUT		16	25		16	25	mA
lDD3	Average refresh current	t _{C(rd)} = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SOE high, TR/OE high, No load on Q and SOUT		42	60		37	60	mA
I _{DD4}	Average page-mode current	t _{C(P)} = minimum cycle time, RAS low, CAS cycling, TR/QE low after RAS falls, SCLK and SIN low, SOE high, No load on Q and SOUT		45	75		40	75	mA
I _{DD5}	Average shift register current (includes IDD2)	\overline{RAS} and \overline{CAS} high, No load on Q and SOUT, $t_{C}(SCLK) = t_{C}(SCLK)$ min		30	45		30	45	mA
lDD6	Worst case average DRAM and shift register current	t _C (rd) = minimum cycle time, t _C (SCLK) = minimum cycle time, TR/QE low after RAS falls, No load on Q and SOUT		85	100		85	100	mA

 $^{^{\}dagger}All$ typical values are at $T_{A} = 25\,^{\circ}C$ and nominal supply voltages.



^{\$}SOUT output current (leakage) is guaranteed but not tested.

[§]See appropriate timing diagram.

 $[\]P_{V_{IL}} > -0.6 \text{ V}.$

	PARAMETER	TYP [†] MAX	UNIT
i(A)	Input capacitance, address inputs	4	*
i(D)	Input capacitance, data input	4	
i(RC)	Input capacitance, strobe inputs	8 8	
i(W)	Input capacitance, write enable input	8	
i(CK)	Input capacitance, serial clock	· ·	pF
i(SI)	Input capacitance, serial in	4	ł
i(SOE)	Input capacitance, serial output enable		1
i(TR)	Input capacitance, register transfer input	5	1
^C ο(Ω)	Output capacitance, random-access data	5	1
Co(SOUT)	Output capacitance, serial out		L

 $^{^{\}dagger}$ All typical values are at $T_A = 25\,^{\circ}\text{C}$ and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating temperature range (see Figure 1)

			ALT.	SMJ41	SMJ4161-15		161-20	UNIT
PARAMETER		TEST CONDITIONS‡	SYMBOL	MIN	MIN MAX		MAX	
t _a (C)	Access time from CAS	C _L = 80 pF,	tCAC		100		135	
	Access time of Q from	$I_{OL} = 4.2 \text{ mA},$	•	l	40		50	
ta(QE)	TR/QE low	IOH = -5 mA		<u> </u>				
t _{a(R)}	Access time from RAS	$t_{RLCL} = max,$ $C_L = 80 pF,$ $t_{OL} = 4.2 mA,$ $t_{OH} = -5 mA$	tRAC		150		200	
t _a (RSO)	SOUT access time from RAS high			<u> </u>	65		85	ns
t _a (SOE)	Access time from SOE				45		50	
t _a (SO)	Access time from SCLK	C _L = 80 pF,		Ι	45	<u> </u>	55	
tdis(CH)	Q output disable time from CAS high	$I_{OL} = 4.2 \text{ mA},$ $I_{OH} = -5 \text{ mA}$	[†] OFF		40		40	
t _{dis(QE)}	Q output disable time from TR/QE high				30		40	
t _{dis} (SOE)	Serial output disable time from SOE high				20	<u> </u>	25	

 $^{^{\}ddagger}$ Figure 1 shows the load circuit; CL values shown are typical for test system used.



timing requirements over recommended supply voltage range and operating temperature range

		ALT.	SMJ4161-	15 SMJ	SMJ4161-20	
	PARAMETER	SYMBOL	MIN N	MI XA	MAX	UNIT
t _c (P)	Page-mode cycle time	^t PC	160	22	5	. ns
t _C (rd)	Read cycle time†	tRC	240	31!	5	ns
t _c (W)	Write cycle time	twc	240	31!	5	ns
t _c (TW)	Transfer write cycle time‡		240	31!	5 .	ns
t _C (Trd)	Transfer read cycle time		240	31!	5	ns
tc(rdW)	Read-write/read-modify-write cycle time	^t RWC	265	330)	ns
t _C (SCLK)	Serial clock cycle time (see Note 4)	tscc	45 50,	000 5	50,000	ns
tw(CH)	Pulse duration, CAS high (precharge time) §	tCP	50	80		ns
tw(CL)	Pulse duration, CAS low¶	tCAS	100 10,	000 13	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80	10	5	ns
tw(RL)	Pulse duration, RAS low#	†RAS	150 10,	000 20	10,000	ns
tw(W)	Write pulse duration	tWP	45	4	5	ns
tw(CKL)	Pulse duration, SCLK low		20	20		ns
tw(CKH)	Pulse duration, SCLK high		20	20	0	ns
tw(QE)	TR/QE pulse duration low time (read cycle)		50	5	0	ns
t _{su(CA)}	Column address setup time	†ASC	0			ns
t _{su(RA)}	Row address setup time	tASR	0		0	ns
tsu(RW)	W setup time before RAS low with TR/OE low		0		ס	ns
t _{su(D)}	Data setup time	t _{DS}	0		0	ns
t _{su(rd)}	Read command setup time	tRCS	5		5	กร
t _{su} (WCL)	Early write command setup time before CAS low	twcs	- 5	-	5	ns
t _{su} (WCH)	Write command setup time before CAS high	tCWL	40	6	0	ns
t _{su} (WRH)	Write command setup time before RAS high	†RWL	40	6	0	ns
t _{su(TR)}	TR/QE setup time before RAS low		5		5	ns
t _{su(SI)}	Serial data setup time before SCLK high		6		6	ns
th(SI)	Serial data in hold time after SCLK high		3		3	ns
th(CLCA)	Column address hold time after CAS low	tCAH	45	5		ns
th(RA)	Row address hold time	tRAH	20	2	5	ns
th(RW)	W hold time after RAS low with TR/QE low	L	30	3	0	ns
th(RLCA)	Column address hold time after RAS low	^t AR	95	12	0	ns

Continued next page.

NOTES: 4. t_C(SCLK) min is tested by connecting SIN to SOUT and test conditions include t_{SU}(SI); see paragraph entitled SIN and SOUT on page 5.

- 5. Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.
- 6. System transition times (rise and fall) for RAS, CAS, and SCLK are to be a minimum of 3 ns and a maximum of 50 ns.



[†]All cycle times assume $t_t = 5$ ns except $t_{c(SCLK)}$ which assumes $t_t = 3$ ns.

[†]Multiple transfer write cycles require separation by either a 1-\(\mu \)s RAS-precharge interval or any other active RAS-cycle.

[§]Page-mode only.

In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time (tw_(CL)). This applies to page-mode read-modify-write also.

[#]In a read-modify-write cycle, tRLWL and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time (t_{w(RL)}).

This parameter is guaranteed but not tested.

timing requirements over recommended supply voltage range and operating temperature range (concluded)

Silcidoed/		ALT.	SMJ416	61-15	SMJ4161-20		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	
	Data hold time after CAS low	^t DH	60		80		ns
th(CLD)	Data hold time after RAS low	tDHR	110		145		ns
th(RLD)	Data hold time after W low	^t DH	45		55		ns
th(WLD)	Read command hold time after CAS high	tRCH	0		0		ns
th(CHrd)		trr	5		5		ns
th(RHrd)	Read command hold time after RAS high	tWCH	60		80		ns
th(CLW)	Write command hold time after CAS low		110		145		กร
th(RLW)	Write command hold time after RAS low	twcr			30		ns
th(RSO)	Serial data out hold time after		30		30		113
·n(RSO)	RAS low with TR/QE low		6		6		ns
th(SO)	Serial data out hold time after SCLK high		40		40		ns
th(TR)	TR/QE hold time after RAS low (tansfer)	*****	150		200		ns
tRLCH_	Delay time, RAS low to CAS high	tCSH	+		0		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	100		135		ns
†CLQEH	Delay time CAS low to QE high				135		ns
tCLRH	Delay time, CAS low to RAS high	trsh	100		135		+
CLITT	Delay time, CAS low to W low	tcwp	65		75		ns
tCLWL	(read-modify-write cycle only)				 		+-
	Delay time, CAS low to QE low	1	-	60	ļ	. 85	i ns
†CQE	(maximum value specified only			60	Į.	03	1
·cac	to guarantee ta(QE) access time)	ļ			80		ns
†RHSC	Delay time, RAS high to SCLK high	· ·	80		1 80		+
-Miloc	Delay time, RAS low to CAS low (maximum	tRCD	25	50	30	65	ns
^t RLCL	value specified only to guarantee access time)	-ACD			 		+-
	Delay time, RAS low to W low	tRWD	135		150		ns
^t RLWL	(read-modify-write cycle only)	-NWD			↓		+-
	Delay time, SCLK high before		10		10		n:
tCKRL	RAS low with TR/QE low ☆	 		4	+	4	m
trf(MA)	Refresh time interval, memory array	tREF1	$-\!\!\!+\!\!\!\!-$		+	50.000	_
t _{rf(SR)}	Refresh time interval, shift register	tREF2		50,000		30,000	

NOTE 5: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, V_{IL} max and V_{IH} min must be met at the 10% and 90% points.



[⇒] SCLK may be high or low during t_W(RL), but there cannot be any positive edge transitions on SLCK for a minimum of 10 ns prior to RAS going low with TR/OE low (i.e., before a transfer cycle).

[☐]See "refresh" on page 5.

PARAMETER MEASUREMENT INFORMATION







FIGURE 1. EQUIVALENT LOAD CIRCUIT












[†]The enable time (t_{en}) for a write cycle is equal in duration to the access time from CAS (t_{a(C)}) in a read cycle; but the active levels a the output are invalid.






TEXAS INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

8-18


Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265




TEXAS INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

page-mode read-modify-write cycle timing



TEXAS
INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

RAS-only refresh timing





NOTES: 11. The shift register to memory cycle is used to transfer data from the shift register to the memory array. Every one of the 256 locations in the shift register is written into the 256 columns of the selected row. Note that the data that was in the shift register may have resulted either from a serial shift in or from a parallel load of the shift register from one of the memory rows

12. SOE assumed low.

SCLK may be high or low during t_W(RL).
 Multiple transfer write cycles require either a 1-μs RAS-precharge interval or any other active RAS cycle before initiation o the transfer write cycles and separation between any two consecutive transfer write cycles.

TEXAS INSTRUMENTS


8-22

8

Military Products

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

memory to shift register timing




NOTES: 12. SOE assumed low.

13. SCLK may be high or low during $t_{W(RL)}$.

- 14. Multiple transfer write cycles require either a 500-ns RAS-precharge interval or any other active RAS cycle before initiation of the transfer write cycles and separation between any two consecutive transfer write cycles.
- 15. The memory to shift register cycle is used to load the shift register in parallel from the memory array. Every one of the 256 locations in the shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift register may be either shifted out or written back into another row.




serial data shift timing



8 NOTES:


- NOTES: 4. t_{C(SCLK)} min is tested by connecting SIN to SOUT and test conditions include t_{SU(SI)}; see paragraph entitled SIN and SOUT on page 5.
 - 16. While shifting data through the serial shift register, the state of TR/QE is a don't care as long as TR/QE is held high when RAS goes low and t_{su(TR)} and t_{h(TR)} timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift register.
 - or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data into the shift register from the serial input in preparation for a shift-register-to-memory transfer operation, the serial clock must be clocked an even number of times.

Military Products





8-25

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265









TEXAS INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265