SCAS015B - JUNE 1987 - REVISED APRIL 1996

- Eight Latches in a Single Package
- 3-State Bus Driving True Outputs
- **Full Parallel Access for Loading**
- **Buffered Input and Output-Enable Pins**
- Inputs Are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- **EPIC™** (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- **Package Options Include Plastic** Small-Outline (DW) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (NT)

#### 24 🛮 ŌE 1Q 2Q [ 23 1D 2 3Q **∏** 3 22 2D 21 🛮 3D 4Q **1** 4 GND [ 5 20 1 4D GND 6 19**∏** V<sub>CC</sub> 18 V<sub>CC</sub> GND [ 7 GND [ 17 **[]** 5D 8 5Q **∏** 9 16 **[**] 6D 6Q **∏** 10 15 7D 11 14 **1** 8D 7Q [

13**∏** LE

8Q **1** 12

**DB, DW, OR NT PACKAGE** (TOP VIEW)

#### description

This 8-bit latch features 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 74ACT11373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When the enable is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impendance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The 74ACT11373 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE** (each latch)

	INPUTS	ОИТРИТ	
ŌĒ	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	Χ	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)





SCAS015B - JUNE 1987 - REVISED APRIL 1996

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 6 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±200 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): D	B package 0.65 W
	W package1.7 W
N	IT package1.3 W
Storage temperature range, T <sub>sto</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the NT package, which has a trace length of zero.

#### recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	٧
V <sub>IH</sub>	High-level input voltage	2		٧
V <sub>IL</sub>	Low-level input voltage		0.8	V
VI	Input voltage	0	٧cc	V
Vo	Output voltage	0	νcc	V
ЮН	High-level output current		-24	mA
loL	Low-level output current		24	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	-40	85	°C



## 74ACT11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS015B - JUNE 1987 - REVISED APRIL 1996

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			MIN	MAX	UNIT
PARAMETER			MIN	TYP	MAX	IAIIIA	WAA	UNIT
	I <sub>OH</sub> = -50 μA		4.4			4.4		
			5.4			5.4		
$v_{OH}$	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.8		V
	10H = -24 IIIA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	Ι <sub>ΟL</sub> = 50 μΑ				0.1		0.1	V
					0.1		0.1	
$v_{OL}$	I <sub>OL</sub> = 24 mA				0.36		0.44	
					0.36		0.44	
	I <sub>OL</sub> = 75 mA <sup>†</sup>	5.5 V					1.65	
loz	V <sub>O</sub> = V <sub>CC</sub> or GND	5.5 V			±0.5		±5	μΑ
lį	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V			±0.1		±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Δl <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at GND or V <sub>C</sub>	C 5.5 V			0.9		1	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		4				pF
Co	$V_O = V_{CC}$ or GND	5 V		10				pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		MIN	MAX	UNIT
		MIN	MAX	191114	IVIAA	UNIT
t <sub>w</sub>	Pulse duration, LE high	5		5		ns
t <sub>su</sub>	Setup time, data before LE↓	3.5		3.5		ns
th	Hold time, data LE↓	3.5		3.5		ns

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	T <sub>A</sub> = 25°C			MIN	мах	UNIT
FARAMETER			MIN	TYP	MAX	IVIIIV	IVIAA	ONIT
t <sub>PLH</sub>	D	Q	1.5	7.5	10.3	1.5	11.8	ns
<sup>t</sup> PHL		y	1.5	6.5	9.3	1.5	10	20
t <sub>PLH</sub>	LE	Any O	1.5	8.5	11.3	1.5	13	20
<sup>t</sup> PHL		Any Q	1.5	8.5	10.9	1.5	12.2	ns
<sup>t</sup> PZH	ŌĒ	Any Q	1.5	7	10.7	1.5	12.5	no
t <sub>PZL</sub>	OE	Ally Q	1.5	7.5	10.9	1.5	12	ns
<sup>t</sup> PHZ	ŌĒ	Any Q	1.5	10	12.1	1.5	12.2	ns
<sup>t</sup> PLZ		Ally Q	1.5	7.5	9.5	1.5	10.1	115




<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.


### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$


PARAMETER		TEST CON	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance per latch	Outputs enabled	C. FO mE	f = 1 MHz	65	n=
	Outputs disabled	$C_L = 50 \text{ pF},$	$G_{L} = 50 \text{ pr}, \qquad I = 1 \text{ IVI } \text{ IVI}$	I = I IVITZ	54


#### PARAMETER MEASUREMENT INFORMATION




**VOLTAGE WAVEFORMS** 









NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f = 3 \ ns$ ,  $t_f = 3 \ ns$ .
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

