200100 SN74ALS29841, SN74ALS29842 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

D3078, JUNE 1988

300106

- 3-State Buffer-Type Outputs Drive Bus-Lines Directly
- **Bus-Structured Pinout**
- **Provide Extra Bus Driving Latches** Necessary for Wider Address/Data Paths or **Buses with Parity**
- **Buffered Control Inputs to Reduce DC** Loading
- Power-Up High-Impedance State
- Package Options Include Plastic "Small Outline" Packages, Plastic Chip Carriers, and Standard Plastic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These 10-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type. The 'ALS29841 has noninverting data (D) inputs. The 'ALS29842 has inverting D inputs.

A buffered output control (OC) input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. The outputs are also in the highimpedance state during power-up and powerdown conditions. The outputs remain in the highimpedance state while the device is powereddown. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.


The output control does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs

The SN74ALS29841 and SN74ALS29842 are characterized for operation from 0°C to 70°C.

SN74ALS29841 . . . DW OR NT PACKAGE (TOP VIEW)

न्ट 🛘	1 U 24	□ vcc
1D 🔲	2 23	□ 1α
2D 📮	3 22	□ 2Ω
3D 🛚	4 21	□ 30
4D 🛚	5 .20] 40.
5D 🛚	6 19	D 5Q
6D 🛮	7 18	□ 60
70 🛘	8 17] 7Q
8D 🗆	9 16	□ 80
9D 🗖	10 15	90
100	11 14	100
GND 🗍	12 13	Бς

SN74ALS29841 . . . FN PACKAGE (TOP VIEW)




SN74ALS29842 . . . DW OR NT PACKAGE

(TOP VIEW)



SN74ALS29842 . . . FN PACKAGE

(TOP VIEW)



NC-No internal connection

'ALS29841 logic symbol[†]

oc (1) C (13)	EN C1	
1D (2) 2D (3) 3D (4) 4D (5) 5D (6) 6D (7)	1D > V	(23) 1Q (22) 2Q (21) 3Q (20) 4Q (19) 5Q (18) 6Q
7D (8) 8D (9) 9D (10) 10D		(17) 7Q (16) 8Q (15) 9Q (14) 10Q


[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE

'ALS29841

IN	PUTS	OUTPUT	
<u>oc</u>	С	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Х	σo
Н	Х	х	z

'ALS29841 logic diagram (positive logic)



Pin numbers shown are for DW and NT packages.

'ALS29842 logic symbol†

(13)	EN	
C (2)	C1 1D D V	(23)
2D (3) 3D (4)		(22) (21) 3Q
4D (5) 5D (6)		(20) 4Q (19) 5Q
6D (7)		(18) (17) 7Q
7\(\bar{D}\) (8) (9) (10) (10)		(16) 8Q
9D (10) 10D (11)		(14) 9Q (14) 10Q


 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

FUNCTION TABLE

'ALS29842

IN	PUTS		OUTPUT		
ÖC	С	D	a		
L	Н	I	L		
L	Н	L	н		
L	L	X	σ_0		
н	X	X	Z		

'ALS29842 logic diagram (positive logic)



Pin numbers shown are for DW and NT packages.

SN74ALS29841, SN74ALS29842 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

recommended operating conditions

		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		5		4.75	5	5.25	V
V _{IH}	High-level input voltage				1110	<u>_</u>	0.23	
VIL	Low-level input voltage							
ЮН	High-level output current				<u> </u>		0.8	
lOL	Low-level output current						- 24	mA
tw	Pulse duration, enable C high	— <u> </u>			<u> </u>		48	mA
t _{su}	Setup time, data before enable C↓	2.5			6			ns
th	Hold time, data after enable C↓				2.5			ns
TA	Operating free-air temperature	4.5			4.5			ns
^ _			25		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIK	$V_{CC} = 4.75 \text{ V}, I_{I} = -18 \text{ mA}$			-1.2	V
Voн	$V_{CC} = 4.75 \text{ V}, I_{OH} = -15 \text{ mA}$	2.4	3.3		
	$V_{CC} = 4.75 \text{ V}, I_{OH} = -24 \text{ mA}$	2	3.1		V
V _{OL}	V _{CC} = 4.75 V, I _{OL} = 48 mA		0.35	0.5	
IOZH	$V_{CC} = 5.25 \text{ V}, V_{O} = 2.7 \text{ V}$			20	μΑ
loz _L	$V_{CC} = 5.25 \text{ V}, V_{O} = 0.4$			-20	μΑ
11	$V_{CC} = 5.25 \text{ V}, V_{I} = 5.5 \text{ V}$			0.1	mA
<u>ин</u>	V _{CC} = 5.25 V, V _I = 2.7 V			20	
կլ	$V_{CC} = 5.25 \text{ V}, V_{I} = 0.4 \text{ V}$			-0.2	μΑ
los‡	$V_{CC} = 5.25 \text{ V}, V_{O} = 0$	 -			mA
¹ CC	<u> </u>			- 250	mA
	$V_{CC} = 5.25 \text{ V}$, Outputs low		55	85	mΑ

 $^{^{\}dagger}$ All typical values are at VCC = 5 V, TA = 25 °C.



^{*} Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.


SN74ALS29841, SN74ALS29842 10-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		CC = 5			N TO MAX,† N TO MAX†	UNIT
	(1147 017	(0017017	CONDITIONS	MIN	TYP	MAX	MIN	MAX	
t _{PLH}			C _L = 50 pF	2	5.7	8	2	9.5	1
[†] PHL	D	Any Q	С[= 50 рг	2	6.2	8	2	9.5	
^t PLH		^", 4	C _L = 300 pF		10	12.5		14	ns
^t PHL			С[= 300 рг		10	14		14	
t _{PLH}			$C_{l} = 50 pF$		8	10.5		12	
^t PHL	С	Any Q	CL = 50 pr		7.5	10		12	
^t PLH		^", 4	C ₁ = 300 pF			15		16	ns
^t PHL			С[= 300 рг			15		16	
^t PZH			C _L = 50 pF		7.3	12		14	
^t PZL	ōc	Any Q	CL = 50 pr		9.7	12		14	
^t PZH	OC	I Ally G	C _I = 300 pF			17		20	ns
^t PZL		L.	CL = 300 pr			21		23	
^t PHZ	ос		C EOE		10.4	14		15	
tPLZ		1 ADV 0 L	$C_L = 50 pF$		4.7	11		12	
^t PHZ		Any Q	^		3.4	8		9	ns
t _{PLZ}			C _L = 5 pF		3.8	8		9	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


PARAMETER MEASUREMENT INFORMATION





SWITCH POSITION TABLE


TEST	S 1	S2
^t PLH	Closed	Closed
^t PHL	Closed	Closed
tPZH	Open	Closed
^t PZL	Closed	Open
tPHZ	Closed	Closed
^t PLZ	Closed	Closed

LOAD CIRCUIT









VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

FIGURE 1

