



National Semiconductor

T-46-07-11

**MM54HCT373/MM74HCT373
TRI-STATE® Octal D-Type Latch
MM54HCT374/MM74HCT374
TRI-STATE Octal D-Type Flip-Flop**

General Description

The MM54HCT373/MM74HCT373 octal D-type latches and MM54HCT374/MM74HCT374 Octal D-type flip flops advanced silicon-gate CMOS technology, which provides the inherent benefits of low power consumption and wide power supply range, but are LS-TTL input and output characteristic & pin-out compatible. The TRI-STATE outputs are capable of driving 15 LS-TTL loads. All inputs are protected from damage due to static discharge by internal diodes to V_{CC} and ground.

When the MM54HCT373/MM74HCT373 LATCH ENABLE input is high, the Q outputs will follow the D inputs. When the LATCH ENABLE goes low, data at the D inputs will be retained at the outputs until LATCH ENABLE returns high again. When a high logic level is applied to the OUTPUT CONTROL input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The MM54HCT374/MM74HCT374 are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on

positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.


MM54HCT/MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- TTL input characteristic compatible
 - Typical propagation delay: 20 ns
 - Low Input current: 1 μ A maximum
 - Low quiescent current: 80 μ A maximum
 - Compatible with bus-oriented systems
 - Output drive capability: 15 LS-TTL loads

Connection Diagram

Dual-In-Line Package




TL/F/5367-1

Top View

'HC373

Order Number MM54HCT373* or MM74HCT373*

*Please look into Section 8, Appendix D for availability of various package types.



T1/E/5387-2

Top View

'HC374

Order Number MM54HCT374* or MM74HCT374*

4

Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5 to +7.0V
DC Input Voltage (V_{IN})	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage (V_{OUT})	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current (I_{IK}, I_{OK})	± 20 mA
DC Output Current, per pin (I_{OUT})	± 35 mA
DC V_{CC} or GND Current, per pin (I_{CC})	± 70 mA
Storage Temperature Range (T_{STG})	-65°C to +150°C
Power Dissipation (P_D) (Note 3)	600 mW
S.O. Package only	500 mW
Lead Temp. (T_L) (Soldering 10 seconds)	260°C

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC})	4.5	5.5	V
DC Input or Output Voltage (V_{IN}, V_{OUT})	0	V_{CC}	V
Operating Temp. Range (T_A)			
MM74HCT	-40	+85	°C
MM54HCT	-55	+125	°C
Input Rise or Fall Times (t_r, t_f)		500	ns

DC Electrical Characteristics $V_{CC}=5V \pm 10\%$ (unless otherwise specified)

Symbol	Parameter	Conditions	$T_A = 25^\circ C$		74HCT	54HCT	Units
			Typ		$T_A = -40$ to $85^\circ C$	$T_A = -55$ to $125^\circ C$	
V_{IH}	Minimum High Level Input Voltage			2.0	2.0	2.0	V
V_{IL}	Maximum Low Level Input Voltage			0.8	0.8	0.8	V
V_{OH}	Minimum High Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} = 20 \mu A$ $ I_{OUT} = 6.0$ mA, $V_{CC} = 4.5V$ $ I_{OUT} = 7.2$ mA, $V_{CC} = 5.5V$	V_{CC} 4.2 5.7	$V_{CC} - 0.1$ 3.98 4.98	$V_{CC} - 0.1$ 3.84 4.84	$V_{CC} - 0.1$ 3.7 4.7	V V V
V_{OL}	Maximum Low Level Voltage	$V_{IN} = V_{IH}$ or V_{IL} $ I_{OUT} = 20 \mu A$ $ I_{OUT} = 6.0$ mA, $V_{CC} = 4.5V$ $ I_{OUT} = 7.2$ mA, $V_{CC} = 5.5V$	0 0.2 0.2	0.1 0.26 0.26	0.1 0.33 0.33	0.1 0.4 0.4	V V V
I_{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND, V_{IH} or V_{IL}		± 0.1	± 1.0	± 1.0	μA
I_{OZ}	Maximum TRI-STATE Output Leakage Current	$V_{OUT} = V_{CC}$ or GND Enable = V_{IH} or V_{IL}		± 0.5	± 5.0	± 10	μA
I_{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$ $V_{IN} = 2.4V$ or $0.5V$ (Note 4)		8.0 1.0	80 1.3	160 1.5	μA mA

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: Measured per pin. All others tied to V_{CC} or ground.

AC Electrical Characteristics MM54HCT373/MM74HCT373V_{CC}=5.0V, t_r=t_f=6 ns T_A=25°C (unless otherwise specified)

T-46-07-11

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
t _{PHL} , t _{PLH}	Maximum Propagation Delay Data to Output	C _L =45 pF	18	25	ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay Latch Enable to Output	C _L =45 pF	21	30	ns
t _{PZH} , t _{PZL}	Maximum Enable Propagation Delay Control to Output	C _L =45 pF R _L =1 kΩ	20	28	ns
t _{PHZ} , t _{PLZ}	Maximum Disable Propagation Delay Control to Output	C _L =5 pF R _L =1 kΩ	18	25	ns
t _w	Minimum Clock Pulse Width			16	ns
t _s	Minimum Setup Time Data to Clock			5	ns
t _H	Minimum Hold Time Clock to Data			10	ns

AC Electrical Characteristics MM54HCT373/MM74HCT373V_{CC}=5.0V ±10%, t_r=t_f=6 ns (unless otherwise specified)

MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

Symbol	Parameter	Conditions	T _A =25°C	74HCT	54HCT	Units
			Typ	T _A =-40 to 85°C	T _A =-55 to 125°C	
t _{PHL} , t _{PLH}	Maximum Propagation Delay Data to Output	C _L =50 pF C _L =150 pF	22 30	30 40	37 50	ns ns
t _{PHL} , t _{PLH}	Maximum Propagation Delay Latch Enable to Output	C _L =50 pF C _L =150 pF	25 32	35 45	44 56	ns ns
t _{PZH} , t _{PZL}	Maximum Enable Propagation Delay Control to Output	C _L =50 pF C _L =150 pF R _L =1 kΩ	21 30	30 40	37 50	ns ns
t _{PHZ} , t _{PLZ}	Maximum Disable Propagation Delay Control to Output	C _L =50 pF R _L =1 kΩ	21	30	37	ns
t _{THL} , t _{TLH}	Maximum Output Rise and Fall Time	C _L =50 pF	8	12	15	ns
t _w	Minimum Clock Pulse Width			16	20	ns
t _s	Minimum Setup Time Data to Clock			5	6	ns
t _H	Minimum Hold Time Clock to Data			10	13	ns
C _{IN}	Maximum Input Capacitance			10	10	pF
C _{OUT}	Maximum Output Capacitance			20	20	pF
C _{PD}	Power Dissipation Capacitance (Note 5)	OC=V _{CC} OC=GND	5 52			pF pF

Note 5: C_{PD} determines the no load dynamic power consumption, P_D = C_{PD} V_{CC}² f + I_{CC} V_{CC}, and the no load dynamic current consumption, I_S = C_{PD} V_{CC} f + I_{CC}.

Truth Table

'373

Output Control	LE	Data	373 Output
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

H = high level, L = low level

Q₀ = level of output before steady-state input conditions were established.

Z = high impedance

'374

Output Control	Clock	Data	Output (374)
L	↑	H	H
L	↑	L	L
L	L	X	Q ₀
H	X	X	Z

H = High Level, L = Low Level

X = Don't Care

↑ = Transition from low-to-high

Z = High Impedance state

Q₀ = The level of the output before steady state input conditions were established.

4

AC Electrical Characteristics MM54HCT374/MM74HCT374V_{CC}=5.0V, t_r=t_f=6 ns T_A=25°C (unless otherwise specified)

T-46-07-11

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
f _{MAX}	Maximum Clock Frequency		50	30	MHz
t _{PHL} , t _{PZH}	Maximum Propagation Delay to Output	C _L =45 pF	20	32	ns
t _{PZL} , t _{PLH}	Maximum Enable Propagation Delay Control to Output	C _L =45 pF R _L =1 kΩ	19	28	ns
t _{PHZ} , t _{PLZ}	Maximum Disable Propagation Delay Control to Output	C _L =5 pF R _L =1 kΩ	17	25	ns
t _W	Minimum Clock Pulse Width			20	ns
t _S	Minimum Setup Time Data to Clock			5	ns
t _H	Minimum Hold Time Clock to Data			16	ns

AC Electrical Characteristics MM54HCT374/MM74HCT374V_{CC}=5.0V ± 10%, t_r=t_f=6 ns (unless otherwise specified)

Symbol	Parameter	Conditions	T _A =25°C	74HCT	54HCT	Units
			Typ	Guaranteed Limits		
f _{MAX}	Maximum Clock Frequency		30	24	20	MHz
t _{PHL} , t _{PZH}	Maximum Propagation Delay to Output	C _L =50 pF C _L =150 pF	22 30	36 46	45 57	ns ns
t _{PZL} , t _{PLH}	Maximum Enable Propagation Delay Control to Output	C _L =50 pF C _L =150 pF R _L =1 kΩ	21 30	30 40	37 50	ns ns
t _{PHZ} , t _{PLZ}	Maximum Disable Propagation Delay Control to Output	C _L =50 pF R _L =1 kΩ	21	30	37	ns
t _{THL} , t _{TLH}	Maximum Output Rise and Fall Time	C _L =50 pF	8	12	15	ns
t _W	Minimum Clock Pulse Width			16	20	ns
t _S	Minimum Setup Time Data to Clock			20	25	ns
t _H	Minimum Hold Time Clock to Data			5	5	ns
C _{IN}	Maximum Input Capacitance			10	10	pF
C _{OUT}	Maximum Output Capacitance			20	20	pF
C _{PD}	Power Dissipation Capacitance (Note 5)	OC=V _{CC} OC=GND		5 58		pF pF

Note 5: C_{PD} determines the no load power consumption, P_D=C_{PD} V_{CC}² f+I_{CC} V_{CC}, and the no load dynamic current consumption, I_S=C_{PD} V_{CC} f+I_{CC}.

T-46-07-11

Logic Diagrams

MM54HCT373/MM74HCT373/MM54HCT374/MM74HCT374

