SN54LVT16373, SN74LVT16373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS144E - MAY 1992 - REVISED JANUARY 1996

•	State-of-the-Art Advanced BICMOS
	Technology (ABT) Design for 3.3-V
	Operation and Low-Static Power
	Dissipation
•	Members of the Texas Instruments

Widebus™ Family

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes **PCB Layout**
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVT16373...WD PACKAGE SN74LVT16373... DGG OR DL PACKAGE (TOP VIEW)

		т		
10E [O	48] 1LE
1Q1 [2		47	101
1Q2 [3		46	1D2
GND [4		45	GND
1Q3 [5		44] 1D3
1Q4 [6		43] 1D4
Vcc [7		42] v _{cc}
1Q5 [8		41	1D5
106[9		40	1D6
GND [10		39	GND
1Q7 [11		38	107
1Q8 [12		37] 1D8
2Q1 [36	2D1
2Q2 [14			2D2
GND [15		34	GND
2Q3 [16] 2D3
2Q4 [17		32] 2D4
Vcc [18		31	D v _{cc}
2Q5 [19		30	2D5
2Q6 [20		29	2D6
GND [21		28	GND
2Q7 [22		27	D 2D7
2Q8 [23		26	2D8
20E [24		25	2LE

description

The 'LVT16373 are 16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Widebus is a trademark of Texas Instruments Incorporated

SCBS144E - MAY 1992 - REVISED JANUARY 1998

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16373 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54LVT16373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT16373 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (each 8-bit section)

	INPUTS		ОИТРИТ
ŌĒ	LE	D	Q
L	Н	Н	н
L	Н	L	Ļ
L	L	X	Q ₀
Н	X	X	z


logic symbol†

10E 1EN 48 1LE C3 24 2ÔE 2EN 25 2LE C4 47 2 3D 1D1 1∇ **1Q1** 46 3 1D2 102 44 5 1D3 103 6 1D4 104 41 1D5 1Q5 40 9 1D6 1Q6 38 11 1D7 **1Q7** 37 12 1D8 1Q8 36 13 2D1 4D 2Q1 2∇ 35 14 2D2 2Q2 33 16 2D3 2Q3 32 17 2D4 2Q4 30 19 2D5 2Q5 29 20 2D6 **2**Q6 27 22 2D7 2Q7 26 23 2D8 2Q8

logic diagram (positive logic)



To Seven Other Channels





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVT16373, SN74LVT16373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, VO (see Note 1)	0.5 V to 7 V
Current into any output in the low state, IO: SN54LVT16373	96 mA
SN74LVT16373	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVT16373	48 mA
SN74LVT16373	64 mA
Input clamp current, $I_{ K }(V_1 < 0)$	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range, T _{sto}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and VO > VCC.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions (see Note 4)

			SN54LV	/T16373	SN74LV	UNIT	
			MIN	MAX	MIN	MAX	UNII
VCC	Supply voltage	_	2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	٧
VĮ	Input voltage			5.5		5.5	V
ЮН	High-level output current			-24		-32	mA
¹ OL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVT16373, SN74LVT16373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS144E - MAY 1992 - REVISED JANUARY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEOT OF	ONDITIONS	SN	54LVT16	373	SN7	UNIT				
P	AHAMEIEH	1251 C	ONDITIONS	MIN	TYPT	MAX	MIN	TYP	MAX	UNII		
ViK		V _{CC} = 2.7 V,	l _j = -18 mA			-1.2			-1.2	V		
Voн		V _{CC} = MIN to MAX [‡] ,	l _{OH} = -100 μA	Vcc-0).2		V _{CC} -C).2				
		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			2.4			.,		
		V 0V	IOH = - 24 mA	2						٧		
		V _{CC} = 3 V	I _{OH} = -32 mA				2					
		V 07V	I _{OL} = 100 μA			0.2			0.2			
		V _{CC} = 2.7 V	I _{OL} = 24 mA			0.5			0.5			
V			I _{OL} = 16 mA			0.4			0.4	.,		
VOL		V _{CC} = 3 V	IOL = 32 mA			0.5			0.5	٧		
			IOL = 48 mA			0.55						
			I _{OL} = 64 mA				L		0.55			
, <u></u>		V _{CC} = 0 or MAX [‡] ,	V _I = 5.5 V			40			10	10		
1.	Control inputs	V _{CC} = 3.6 V,	VI = VCC or GND			±1			±1	μА		
Ц	Data inputs	V _{CC} = 3.6 V	VI = VCC			1			1	μА		
	Data inputs		V _I = 0	Γ		-5			-5			
loff		V _{CC} = 0,	V _I or V _O = 0 to 4.5 V			±100			±100	μА		
1	Data innuta	Data familia	V 0 V	V _I = 0.8 V	75	75 75						
(hold)	Data inputs	V _{CC} = 3 V	V _I = 2 V	-75			-75			μА		
lozh		V _{CC} = 3.6 V,	V _O = 3 V			5			5	μА		
lozL		V _{CC} = 3.6 V,	V _O = 0.5 V			-5			-5	μА		
	Outputs high					0.09			0.09			
lcc	Outputs low	V _{CC} = 3.6 V, V _I = V _{CC} or GND	10 = 0,			5			5	mA		
	Outputs disabled	11-1000 01 0110				0.09	0.09		0.09			
∆ICC§		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0. Other inputs at V _{CC} o				0.2	_	-	0.2	mA		
Ci		V ₁ = 3 V or 0			5			5		pF		
Co		V _O = 3 V or 0			9.5			9.5		pF		

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	-		SN54LV	T16373		SN74LVT16373				
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MiN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	3.3		3.3		3.3		3.3		ns
tsu	Setup time, data before LE↓	1		1		0.5		0.5		ns
th	Hold time, data after LE↓	2.6		2.9		1.8		2		ns



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SN54LVT16373, SN74LVT16373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCBS144E - MAY 1992 - REVISED JANUARY 1996

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

		Ī		SN54LV	T16373			SN7	4LVT16	373			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYPT	MAX	MIN	MAX		
tPLH	D	Q	0.5	5.1		5.8	1.3	2.7	. 5		5.7		
†PHL				0.5	5		5.8	1.4	2.9	4.9		5.7	ns
tPLH	LE	a	1	6.8		7.3	2.1	3.6	6		6.8		
t _{PHL}	LE	, ,	1	7.8		8.9	3	4.7	6.9		8.8	ns	
^t PZH	ŌĒ	Q	0.5	5.6		6.4	1	2.9	5.3		6.3		
tPZL	OE.	<u> </u>	0.5	5.5		6	1.3	3	5.1		5.9	ns	
t _{PHZ}	ŌĒ	a	1	7.2		8	2.7	4.3	6.8		7.6		
tPLZ		l "	1	6.1		6.2	2.6	4	5.8		5.9	ns	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.





NOTES: A. Ci includes probe and jig capacitance.

- B. Waveform 1 is for an output with Internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms