

573A

T-46-07-11



74FCT573A Octal Latch with TRI-STATE® Outputs

General Description

The 'FCT573A is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.


The 'FCT573A is functionally identical to the 'FCT373A but has inputs and outputs on opposite sides.

Features


- I_{CC} and I_{OZ} reduced to $40.0 \mu A$ and $\pm 2.5 \mu A$ respectively
- NSC 74FCT573A is pin and functionally equivalent to IDT 74FCT573A
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- $I_{OL} = 48 mA$
- TRI-STATE outputs for bus interfacing
- TTL input and output level compatible
- TTL inputs accept CMOS levels

Ordering Code: See Section 8

Logic Symbols




TL/F/10641-1



TL/F/10641-2

Connection Diagram

Pin Assignment
for DIP and SOIC



TL/F/10641-3

| Pin Names | Description |
|-----------------|-------------------------------|
| D_0-D_7 | Data Inputs |
| LE | Latch Enable Input |
| \overline{OE} | TRI-STATE Output Enable Input |
| O_0-O_7 | TRI-STATE Latch Outputs |

Functional Description

The 'FCT573A contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, and the latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (\bar{OE}) input. When \bar{OE} is LOW, the latch contents are presented at the outputs O_7-O_0 . When \bar{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table

| Inputs | | | Outputs |
|------------|----|---|---------|
| \bar{OE} | LE | D | O_n |
| L | H | H | H |
| L | H | L | L |
| L | L | X | O_0 |
| H | X | X | Z |

H = HIGH Voltage


L = LOW Voltage

Z = High Impedance

X = Immaterial

O_0 = Previous O_0 before HIGH-to-LOW transition of Latch Enable

Logic Diagram



TL/F/10641-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

573A

Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Terminal Voltage with Respect to GND (V_{TERM})
74FCTA -0.5V to +7.0V

Temperature under Bias (T_{BIAS})
74FCTA -55°C to +125°C

Storage Temperature (T_{STG})
74FCTA -55°C to +125°C

DC Output Current (I_{OUT}) 120 mA

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ FCT circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})
74FCTA 4.75V to 5.25V

Input Voltage 0V to V_{CC}

Output Voltage 0V to V_{CC}

Operating Temperature (T_A)
74FCTA 0°C to +70°C

Junction Temperature (T_J)
PDIP 140°C

Note: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from -40°C to +125°C.

DC Characteristics for 'FCTA Family Devices

Typical values are at V_{CC} = 5.0V, 25°C ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: V_{CC} = 5.0V ±5%, T_A = 0°C to +70°C; V_HC = V_{CC} - 0.2V

| Symbol | Parameter | 74FCTA | | | Units | Conditions |
|------------------|---|------------------|----------------------------|------|--------|--|
| | | Min | Typ | Max | | |
| V _{IH} | Minimum High Level Input Voltage | 2.0 | | | V | |
| V _{IL} | Maximum Low Level Input Voltage | | 0.8 | | V | |
| I _{IH} | Input High Current | | 5.0 5.0 | | μA | V _{CC} = Max V _I = V _{CC} V _I = 2.7V (Note 2) |
| I _{IL} | Input Low Current | | -5.0 -5.0 | | μA | V _{CC} = Max V _I = 0.5V (Note 2) V _I = GND |
| I _{OZ} | Maximum TRI-STATE Current | | 2.5 2.5 -2.5 -2.5 | | μA | V _O = V _{CC} V _O = 2.7V (Note 2) V _O = 0.5V (Note 2) V _O = GND |
| V _{IK} | Clamp Diode Voltage | -0.7 | -1.2 | | V | V _{CC} = Min; I _N = -18 mA |
| I _{OS} | Short Circuit Current | -60 | -120 | | mA | V _{CC} = Max (Note 1); V _O = GND |
| V _{OH} | Minimum High Level Output Voltage | 2.8 | 3.0 | | V | V _{CC} = 3V; V _{IN} = 0.2V or V _H C; I _{OH} = -32 μA |
| | | V _H C | V _{CC} | | | V _{CC} = Min V _{IN} = V _{IH} or V _{IL} I _{OH} = -300 μA I _{OH} = -15 mA |
| V _{OL} | Maximum Low Level Output Voltage | GND | 0.2 | | V | V _{CC} = 3V; V _{IN} = 0.2V or V _H C; I _{OL} = 300 μA |
| | | GND | 0.2 | | | V _{CC} = Min V _{IN} = V _{IH} or V _{IL} I _{OL} = 300 μA I _{OL} = 48 mA |
| I _{CC} | Maximum Quiescent Supply Current | 1.0 | 40.0 | | μA | V _{CC} = Max V _{IN} ≥ V _H C; V _{IN} ≤ 0.2V f ₁ = 0 |
| ΔI _{CC} | Quiescent Supply Current; TTL Inputs HIGH | 0.5 | 2.0 | | mA | V _{CC} = Max V _{IN} = 3.4V (Note 3) |
| I _{CCD} | Dynamic Power Supply Current (Note 4) | | 0.25 | 0.45 | mA/MHz | V _{CC} = Max Outputs Open One Input Toggling 50% Duty Cycle OE = GND LE = V _{CC} V _{IN} ≥ V _H C V _{IN} ≤ 0.2V |

DC Characteristics for 'FCTA Family Devices

Typical values are at $V_{CC} = 5.0V$, $25^\circ C$ ambient and maximum loading. For test conditions shown as Max, use the value specified for the appropriate device type: Com: $V_{CC} = 5.0V \pm 5\%$, $T_A = 0^\circ C$ to $+70^\circ C$; $V_{HC} = V_{CC} - 0.2V$ (Continued)

| Symbol | Parameter | 74FCTA | | | Units | Conditions | |
|----------------|-------------------------------------|--------|-----|-----|---|---|--|
| | | Min | Typ | Max | | | |
| I _C | Total Power Supply Current (Note 6) | 1.5 | 4.5 | mA | V _{CC} = Max Outputs Open OE = GND, LE = V _{CC} $f_I = 10$ MHz One Bit Toggling 50% Duty Cycle | V _{IN} \geq V _{HC} V _{IN} \leq 0.2V | |
| | | | 1.8 | | | V _{IN} = 3.4V V _{IN} = GND | |
| | | 3.0 | 8.0 | | (Note 5) V _{CC} = Max Outputs Open OE = GND, LE = V _{CC} $f_I = 2.5$ MHz Eight Bits Toggling 50% Duty Cycle | V _{IN} \geq V _{HC} V _{IN} \leq 0.2V | |
| | | | 5.0 | | | V _{IN} = 3.4V V _{IN} = GND | |
| V _H | Input Hysteresis on Clock Only | 200 | | mV | | | |

Note 1: Maximum test duration not to exceed one second, not more than one output shorted at one time.

Note 2: This parameter guaranteed but not tested.

Note 3: Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.

Note 4: This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Note 5: Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

Note 6: $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{PDYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_T)$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of Inputs at D_H

I_{CCD} = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_I = Input Frequency

N_t = Number of Inputs at f_I

All currents are in millamps and all frequencies are in megahertz.

AC Electrical Characteristics: See Section 2 for Waveforms

| Symbol | Parameter | 74FCTA | | Units | Fig. No. |
|--------------------------------------|--|--------------------------------|------------------------|-------|----------|
| | | T _A = $+25^\circ C$ | V _{CC} = 5.0V | | |
| | | Typ | Min (Note) | | |
| t _{PLH} t _{PHL} | Propagation Delay D _n to O _n | 4.0 | 1.5 | ns | 2-8 |
| t _{PLH} t _{PHL} | Propagation Delay LE to O _n | 7.0 | 2.0 | ns | 2-8 |
| t _{PZH} t _{PZL} | Output Enable Time | 5.5 | 1.5 | ns | 2-11 |
| t _{PHZ} t _{PLZ} | Output Disable Time | 4.0 | 1.5 | ns | 2-11 |
| t _S | Setup Time High or Low, D _n to LE | 1.0 | 2.0 | ns | 2-10 |
| t _H | Hold Time High or Low, D _n to LE | 1.0 | 1.5 | ns | 2-10 |
| t _W | LE Pulse Width High or Low | 4.0 | 5.0 | ns | 2-9 |

Note: Minimum limits are guaranteed but not tested on propagation delays.

573A

Capacitance ($T_A = +25^\circ\text{C}$, $f = 1.0 \text{ MHz}$)

| Symbol. | Parameter | Typ | Max | Units | Conditions |
|-----------|--------------------|-----|-----|-------|----------------|
| C_{IN} | Input Capacitance | 6 | 10 | pF | $V_{IN} = 0V$ |
| C_{OUT} | Output Capacitance | 8 | 10 | pF | $V_{OUT} = 0V$ |

Note: This parameter is measured at characterization but not tested.