SN74LVC02 QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCAS280B - JANUARY 1993 - REVISED JULY 1995

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Inputs Accept Voltages to 5.5 V
- Package Options include Plastic Smail-Outline (D), Shrink Smail-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB,	OR PW		AGE		
n,	(,			
1Y [1A [1B [2Y [2A [2B [GND [1 2 3 4 5 6 7	14 13 12 11 10 9	V _{CC} 4Y 4B 4A 3Y 3B 3A	•	

description

This quadruple 2-input positive-NOR gate is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC02 performs the Boolean functions $Y = \overline{A} + \overline{B}$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC02 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each gate)

INP	JTS	OUTPUT
Α	В	Y
н	X	L
×	Н	L
L	L	Н .

logic symbol†



IEC Publication 617-12.

logic diagram, each gate (positive logic)



EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication data. Products contorm to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas instruments incorporated

SN74LVC02 **QUADRUPLE 2-INPUT POSITIVE-NOR GATE**

SCAS280B - JANUARY 1993 - REVISED JULY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, VO (see Notes 1 and 2)	to Vcc + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at T _A = 55°C (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BICMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage	Operating	2	3.6	
		Data retention only		$\neg \neg$	V
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
VIL	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
Vį	Input voltage		0	5.5	V
Vo	Output voltage		0	Vcc	V
ЮН	High-level output current	V _{CC} = 2.7 V		-12	
		V _{CC} = 3 V		-24	mA
lOL	Low-level output current	V _{CC} = 2.7 V		12	
		V _{CC} = 3 V	Т	24	mA
TA	Operating free-air temperature		-40	85	•0

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC02 QUADRUPLE 2-INPUT POSITIVE-NOR GATE

SCAS280B - JANUARY 1993 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	vcct	MIN TYP# MAX	UNIT	
VOH	1 _{OH} = −100 µA	MIN to MAX	V _{CC} -0.2		
	la., 10 må	2.7 V	2.2	}	
	OH = - 12 mA	3 V	2.4		
	I _{OH} = -24 mA	3 V	2.2	1	
V _{OL}	i _{OL} = 100 μA	MIN to MAX	0.2		
	I _{OL} = 12 mA	2.7 V	0.4] v	
	I _{OL} = 24 mA	3 V	0.55	1	
lş	V _I = 5.5 V or GND	3.6 V	±5	μA	
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	10	μА	
Δlcc	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500	μА	
Ci	VI = VCC or GND	3.3 V	5	pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V	
			MIN	MAX	MIN	MAX	
t _{pd}	A or B	Υ	1	6		7	ns
t _{sk(o)} \$				1			ns


Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Ср	d Power dissipation capacitance per gate	C _L = 50 pF, f = 10 MHz	9.5	рF

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tplz and tpHz are the same as tdls.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms