

**TYPES SN54H106, SN74H106  
DUAL J-K NEGATIVE-EDGE-TRIGGERED  
FLIP-FLOPS WITH PRESET AND CLEAR**

REVISED DECEMBER 1983


- Package Options Include Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

**description**


These dual monolithic J-K flip-flops are negative-edge-triggered. They feature individual J, K, clock, and asynchronous preset and clear inputs to each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. Logical state of J and K inputs may be allowed to change when the clock pulse is in a high state and bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative edge of the clock pulse.

The SN54H106 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74H106 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54H106 . . . J OR W PACKAGE  
SN74H106 . . . J OR N PACKAGE  
(TOP VIEW)



**logic symbol**



Pin numbers shown are for J and N packages.

**FUNCTION TABLE**

INPUTS					OUTPUTS	
PRE	CLR	CLK	J	K	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H†	H†
H	H	↓	L	L	QO	$\bar{Q}_O$
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	TOGGLE	
H	H	H	X	X	QO	$\bar{Q}_O$

† This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

**3**

**TTL DEVICES**


**PRODUCTION DATA**

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



**TEXAS  
INSTRUMENTS**

**TYPES SN54H106, SN74H106  
DUAL J-K NEGATIVE-EDGE-TRIGGERED  
FLIP-FLOPS WITH PRESET AND CLEAR**

**logic diagram**



**schematics of inputs and outputs**



3

TTL DEVICES

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	.....	7 V
Input voltage	.....	5.5 V
Operating free-air temperature range: SN54H'	.....	-55°C to 125°C
SN74H'	.....	0°C to 70°C
Storage temperature range	.....	-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

**TYPES SN54H106, SN74H106**  
**DUAL J-K NEGATIVE-EDGE-TRIGGERED**  
**FLIP-FLOPS WITH PRESET AND CLEAR**

**recommended operating conditions**

			SN54H106			SN74H106			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage				0.8			0.8	V
I <sub>OH</sub>	High-level output current				-0.5			-0.5	mA
I <sub>OL</sub>	Low-level output current				20			20	mA
t <sub>w</sub>	Pulse duration	CLK high	10			10			ns
		CLK low	15			15			
		CLR or PRE low	16			16			
t <sub>su</sub>	Setup time before CLK ↓	High-level data	10			10			ns
		Low-level data	13			13			
t <sub>h</sub>	Hold time data after CLK ↓		0			0			ns
T <sub>A</sub>	Operating free-air temperature		-55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS <sup>†</sup>			SN54H106			SN74H106			UNIT
	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -8 mA				-1.5			-1.5		V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -0.5 mA			2.4	3.4		2.4	3.4		V
V <sub>OL</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 20 mA				0.2	0.4		0.2	0.4	V
I <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V				1			1		mA
I <sub>IH</sub>	Any J or K CLR PRE CLK	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V			50			50		μA
					100			100		
					100			100		
				0	-1	0	0	-1	0	
I <sub>IL</sub>	Any J or K CLR PRE CLK	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1	-2		-1	-2	mA
					-1	-2		-1	-2	
					-1	-2		-1	-2	
					-3	-4.8		-3	-4.8	
I <sub>OS</sub> <sup>§</sup>	V <sub>CC</sub> = MAX			-40	-100	-40	-100	-100	-100	mA
I <sub>CC</sub>	V <sub>CC</sub> = MAX, See Note 2			20	38		20	38	38	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of short-circuit should not exceed one second.

NOTE 2: With all output open, I<sub>CC</sub> is measured with the Q and  $\bar{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see note 3)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP MAX			UNIT
				40	50	MHz	
f <sub>max</sub>			R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 25 pF	8	12	ns	
t <sub>PLH</sub>	PRE or CLR	Q or $\bar{Q}$		15	20		
t <sub>PHL</sub>	PRE or CLR (CLK high)	$\bar{Q}$ or Q		23	35		
		PRE or CLR (CLK low)		10	15		
t <sub>PLH</sub>	CLK	Q or $\bar{Q}$		16	20		
t <sub>PHL</sub>							

NOTE 3: See General Information Section for load circuits and voltage waveforms.