


**SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A**  
**DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH CLEAR AND PRESET**

SDAS143C - APRIL 1982 - REVISED AUGUST 1995

- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY ( $C_L = 50 \mu F$ ) (MHz)	TYPICAL POWER DISSIPATION PER FLIP-FLOP (mW)
'ALS74A	50	6
'AS74A	134	26

**SN54ALS74A, SN54AS74A . . . J PACKAGE**  
**SN74ALS74A, SN74AS74A . . . D OR N PACKAGE**  
**(TOP VIEW)**




### description

These devices contain two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup-time requirements are transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CLK. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN54ALS74A and SN54AS74A are characterized for operation over the full military temperature range of  $-55^\circ C$  to  $125^\circ C$ . The SN74ALS74A and SN74AS74A are characterized for operation from  $0^\circ C$  to  $70^\circ C$ .

**SN54ALS74A, SN54AS74A . . . FK PACKAGE**  
**(TOP VIEW)**



NC – No internal connection

FUNCTION TABLE

INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H†	H†
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q <sub>0</sub>	$\bar{Q}_0$

† The output levels in this configuration are not specified to meet the minimum levels for  $V_{OH}$  if the lows at PRE and CLR are near  $V_{IL}$  maximum. Furthermore, this configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1995, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

■ 8961723 0104145 436 ■

# **SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET**


SDAS143C - APRIL 1982 - REVISED AUGUST 1995

## logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the D, J, and N packages.

### **logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

**‡** Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



**SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A**  
**DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH CLEAR AND PRESET**

SDAS143C - APRIL 1982 - REVISED AUGUST 1995

**recommended operating conditions**

			SN54ALS74A			SN74ALS74A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage		2			2			V
V <sub>IL</sub>	Low-level input voltage				0.7			0.8	V
I <sub>OH</sub>	High-level output current				-0.4			-0.4	mA
I <sub>OL</sub>	Low-level output current				4			8	mA
f <sub>clock</sub>	Clock frequency		0	25		0	25	34	MHz
t <sub>w</sub>	Pulse duration	PRE or CLR low		15		15			ns
		CLK high		17.5		14.5			
		CLK low		17.5		14.5			
t <sub>su</sub>	Setup time before CLK↑	Data		16		15			ns
		PRE or CLR inactive		10		10			
t <sub>h</sub>	Hold time after CLK↑	Data		2		0			ns
T <sub>A</sub>	Operating free-air temperature		-55		125	0		70	°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54ALS74A			SN74ALS74A			UNIT
		MIN	TYPT <sup>†</sup>	MAX	MIN	TYPT <sup>†</sup>	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.5			-1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = -2 mA	V <sub>CC</sub> -2			V <sub>CC</sub> -2			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 4 mA		0.25	0.4	0.25	0.4	V
		I <sub>OL</sub> = 8 mA				0.35	0.5	
I <sub>I</sub>	CLK or D PRE or CLR	V <sub>CC</sub> = 4.5 V, V <sub>I</sub> = 7 V		0.1		0.1		mA
				0.2		0.2		
I <sub>IH</sub>	CLK or D PRE or CLR	V <sub>CC</sub> = 4.5 V, V <sub>I</sub> = 2.7 V		20		20		μA
				40		40		
I <sub>IL</sub>	CLK or D PRE or CLR	V <sub>CC</sub> = 4.5 V, V <sub>I</sub> = 0.4 V		-0.2		-0.2		mA
				-0.4		-0.4		
I <sub>O<sup>‡</sup></sub>	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.25 V	-20	-112	-30	-112	-30	-112	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, See Note 1		2.4	4	2.4	4	2.4	mA

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.  
 NOTE 1: I<sub>CC</sub> is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

■ 8961723 0104147 209 ■

# **SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET**

SDAS143C - APRIL 1982 - REVISED AUGUST 1995

**switching characteristics (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX†				UNIT	
			SN54ALS74A		SN74ALS74A			
			MIN	MAX	MIN	MAX		
t <sub>max</sub>			25	34			MHz	
t <sub>PLH</sub>	PRE or CLR	Q or Q̄	3	18	3	13	ns	
t <sub>PHL</sub>			5	17	5	15		
t <sub>PLH</sub>	CLK	Q or Q̄	5	23	5	16	ns	
t <sub>PHL</sub>			5	20	5	18		

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

**‡** Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **recommended operating conditions**

			SN54AS74A			SN74AS74A			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX				
V <sub>CC</sub>	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
V <sub>IH</sub>	High-level input voltage			2			2			V
V <sub>IL</sub>	Low-level input voltage					0.8			0.8	V
I <sub>OH</sub>	High-level output current					-2			-2	mA
I <sub>OL</sub>	Low-level output current					20			20	mA
t <sub>clock</sub> *	Clock frequency			0		90	0		105	MHz
t <sub>w</sub> *	Pulse duration	PRE or CLR low		4			4			ns
		CLK high		4			4			
		CLK low		5.5			5.5			
t <sub>su</sub> *	Setup time before CLK↑	Data		4.5			4.5			ns
		PRE or CLR inactive		2			2			
t <sub>h</sub> *	Hold time after CLK↑	Data		0			0			ns
T <sub>A</sub>	Operating free-air temperature			-55		125	0		70	°C

\* On products compliant to MIL-STD-833, Class B, this parameter is based on characterization data but is not production tested.

**SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A**  
**DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH CLEAR AND PRESET**

SDAS143C - APRIL 1982 - REVISED AUGUST 1995

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54AS74A			SN74AS74A			UNIT
		MIN	TYPT†	MAX	MIN	TYPT†	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA			-1.2			-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = -2 mA	V <sub>CC</sub> -2			V <sub>CC</sub> -2			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA		0.25	0.5		0.25	0.5	V
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 7 V			0.1			0.1	mA
I <sub>IH</sub>	CLK or D	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V		20	20			μA
	PRE or CLR							
I <sub>IL</sub>	CLK or D	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V		-0.5	-0.5			mA
	PRE or CLR							
I <sub>O</sub> ‡	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.25 V	-30	-112	-30	-112			mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V, See Note 1		10.5	16	10.5	16		mA

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.  
 NOTE 1: I<sub>CC</sub> is measured with D, CLK, and PRE grounded, then with D, CLK, and CLR grounded.

**switching characteristics (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX§				UNIT	
			SN54AS74A		SN74AS74A			
			MIN	MAX	MIN	MAX		
t <sub>max</sub> *			90		105		MHz	
t <sub>PLH</sub>	PRE or CLR	Q or $\bar{Q}$	2	9	2	7.5	ns	
t <sub>PHL</sub>			2.5	11.5	2.5	10.5		
t <sub>PLH</sub>	CLK	Q or Q	2.5	10	3	8	ns	
t <sub>PHL</sub>			3.5	10.5	3	9		

\* On products compliant to MIL-STD-833, Class B, this parameter is based on characterization data but is not production tested.

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

■ 8961723 0104149 081 ■

**SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH CLEAR AND PRESET**

SDAS143C - APRIL 1982 - REVISED AUGUST 1995

**PARAMETER MEASUREMENT INFORMATION  
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES**



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
  - D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
  - E. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuits and Voltage Waveforms**