SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS019B - SEPTEMBER 1988 - REVISED APRIL 1994


- State-of-the-Art BiCMOS Design Significantly Reduces I_{CC}
- Full Parallel Access for Loading
- Buffered Control Inputs
- 3-State True Outputs Drive Bus Lines or Buffer Memory Address Registers
- ESD Protection Exceeds 2000 V Per MIL-Std-883C, Method 3015
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK) and Flatpacks (W), and Standard Plastic and Ceramic 300-mil DIPs (J, N)

description


These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'BCT374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

SN54BCT374 . . . J OR W PACKAGE SN74BCT374 . . . DB OR DW OR N PACKAGE (TOP VIEW)



SN54BCT374 . . . FK PACKAGE (TOP VIEW)



A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. The output-enable (\overline{OE}) input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54BCT374 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74BCT374 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)


	INPUTS	OUTPUT	
ŌĒ	CLK	D	a
L	1	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q ₀
Н	X	X	Z

TEXAS INSTRUMENTS

logic symbol†

ΕN > C1 1D 1D 1Q 5 2Q 2D 6 3D 3Q 9 4D 4Q 13 12 5Q 5D 15 14 6Q 6D 16 17 7Q 7D 18 19 8Q 8D

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

	– 0.5 V to 7 V – 0.5 V to 7 V
	power-off state, V _O – 0.5 V to 5.5 V
	V _O – 0.5 V to V _{CC}
	–30 mA
Current into any output in the low state: SN54BCT374	₽ 96 mA
SN74BCT374	l 128 mA
Operating free-air temperature range: SN54BCT374	– 55°C to 125°C
	ا 0°C to 70°C د 4 مارات المحتود
Storage temperature range	– 65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		SN54BCT374			SN74BCT374			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VιΗ	High-level input voltage	2			2			٧
٧ _{IL}	Low-level input voltage			8.0			0.8	٧
ΊΚ	Input clamp current			-18			-18	mA
IОН	High-level output current			-12			-15	mA
lOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TE	TEST CONDITIONS SN54B0				SN74BCT374			11507
	163	SI CONDITIONS	MIN	TYPT	MAX	MIN	TYPT	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.2			-1.2	٧
		IOH = -3 mA	2.4	3.3		2.4	3.3		
VOH	V _{CC} = 4.5 V	IOH = -12 mA	2	3.2					V
	1	10H = -15 mA				2	3.1		
Va.	V _{CC} = 4.5 V	IOL = 48 mA		0.38	0.55				
VOL	VCC = 4.5 V	IOL = 64 mA					0.42	0.55	٧
Ч	V _{CC} = 5.5 V,	V ₁ = 5.5 V			0.4			0.4	mA
Ιн	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μA
IIL	V _{CC} = 5.5 V,	V _I = 0.5 V			-0.6			-0.6	mΑ
los [‡]	V _{CC} = 5.5 V,	VO = 0	-100		-225	-100		-225	mA
^l OZH	V _{CC} = 5.5 V,	V _O = 2.7 V			50			50	μA
lozl	V _{CC} = 5.5 V,	V _O = 0.5 V			-50			-50	μА
ICCL	V _{CC} = 5.5 V			37	60		37	60	mA
1 _{ССН}	V _{CC} = 5.5 V			2	5		2	5	mA
ICCZ	V _{CC} = 5.5 V			5	8		5_	8	mΑ
Ci	V _{CC} = 5 V,	V _I = 2.5 V or 0.5 V		6			6		рF
Co	VCC = 5 V,	V _O = 2.5 V or 0.5 V		10			10		рF

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} =	V _{CC} = 5 V, T _A = 25°C		= 5 V, = 25°C SN54BCT374		SN74BCT374		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency			70		70		70	MHz	
t _W	Pulse duration	CLK high	7		8		7		ns	
t _{su}	Setup time before CLK↑	Data high or low	6.5		6.5		6.5		ns	
th	Hold time after CLK↑	Data high or low	0		0		0		ns	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

SN54BCT374, SN74BCT374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS019B - SEPTEMBER 1988 - REVISED APRIL 1994

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_L = 50 \text{ pF,}$ $R1 = 500 \Omega,$ $R2 = 500 \Omega,$ $T_A = \text{MIN to MAX}^{\dagger}$ SN54BCT374 SN74BCT374				UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
f _{max}			70			70		70		MHz	
tpLH	CLK	Q	2	7.2	9.1	2	11.6	2	10.6		
^t PHL	- OLK	y	2	7.1	8.8	2	10.6	2	10	ns	
tPZH	<u> </u>	ZH OE	0	1	8.3	10.1	1	12.7	1	12.3	
^t PZL		Q	1	8.6	10.6	1	13	1	12.7	ns	
tPHZ	ŌĒ	ŌĒ Q	1	4.7	6.3	1	7.1	1	6.8		
tPLZ		y	1	4.8	6.3	1	7.5	1	6.8	ns	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

