

February 1996

DESCRIPTION

The SSI 32P4742/4742A devices are high performance BiCMOS single chip read channel ICs that contain all the functions needed to implement a complete zoned recording read channel for hard disk drive systems. Functional blocks include the pulse detector, programmable filter, 4-burst servo capture, time base generator, and data separator with 1,7 RLL ENDEC. Data rates from 16 to 48 Mbit/s can be programmed using an internal DAC whose reference current is set by a single external resistor. For reduced clocking speeds, the 32P4742/4742A employs a dual-bit parallel interface to the controller.

Programmable functions of the SSI 32P4742/4742A devices are controlled through a bi-directional serial port and banks of internal registers. This allows zoned recording applications to be supported without changing external component values from zone to zone.

The SSI 32P4742/4742A utilize an advanced BiCMOS process technology along with advanced circuit design techniques which result in high performance devices with low power consumption.

FEATURES


GENERAL:

- DAC controlled programmable data rates from 16 to 48 Mbit/s
- Complete zoned recording application support
- Low power operation < 500 mW typical at 5V
- Bi-directional serial port for register access
- Register programmable power management (sleep mode <0.5 mA)
- Power supply range (4.5 to 5.5 volts)
- Small footprint 64-lead TQFP package

PULSE DETECTOR:

- · Fast attack/decay modes for rapid AGC recovery
- Dual rate charge pump for fast transient recovery
- Low Drift AGC hold circuitry
- Temperature compensated, exponential control AGC
- · Wide bandwidth, high precision full-wave rectifier
- Dual mode pulse qualification circuitry (user selectable)
- CMOS RDIO signal output for serve timing support
- Internal LOW-Z and fast decay timing
- 0.8 ns max. pulse pairing at 48 Mbit/s using a 18 MHz sine wave input (continued)

BLOCK DIAGRAM



FEATURES (continued)

SERVO CAPTURE:

- 4-burst servo capture with A. B. C. D outputs
- Internal hold capacitors
- Separate registers for fc and VTH during servo mode
- 4-bit DAC for servo AGC level control (0.9 to 1.2 Vp-p)

PROGRAMMABLE FILTER:

- Programmable cutoff frequency of 6 to 18 MHz
- Programmable boost/equalization of 0 to 13 dB
- Matched normal and differentiated outputs
- ± 15% fc accuracy
- ± 2% maximum group delay variation to fc
- Less than 1.5% total harmonic distortion
- Low-Z input switch
- No external filter components required

TIME BASE GENERATOR:

- Better than 1% frequency resolution
- Up to 75 MHz frequency output
- Independent M and N divide-by registers
- VCO center frequency matched to data synchronizer VCO

DATA SEPARATOR:

- Fast acquisition phase lock loop with zero phase restart technique
- Dual-bit NRZ interface
- Integrated 1,7 RLL Encoder/Decoder
- Programmable decode window symmetry control via serial port
 - Window shift control (4-bit)
 - Includes delayed read data and VCO clock monitor points
- Programmable early/late write precomp (3-Bits each)
- TTL write data output 32P4742
- Differential PECL write data output 32P4742A
- Hard sector operation
- VCO and Synchronized Read Data test points

FUNCTIONAL DESCRIPTION

The SSI32P4742/4742A implement a high performance complete read channel, including pulse detector, 4-burst servo capture, programmable active filter, time base generator, and data separator with 1,7 RLL ENDEC, at data rates up to 48 Mbit/s.

PULSE DETECTOR CIRCUIT DESCRIPTION

The pulse detector, in conjunction with the programmable filter, provides all the data processing functions necessary for detection and qualification of encoded read signals. The signal processing circuits include a wide band variable gain amplifier; a wide bandwidth, high precision fullwave rectifier; and a dual rate charge pump. The entire signal path is fully-differential to minimize external noise pick up.

AGC CIRCUIT

The gain of the AGC amplifier is controlled by the voltage (VBYP) stored on the BYP hold capacitor (CBYP). Figure 1. A dual rate charge pump drives CBYP with currents that depend on the instantaneous differential voltage at the DP/DN pins. Attack currents lower VBYP which reduces the amplifier gain, while decay currents increase Veye which increases the amplifier gain. When the signal at DP/DN is greater than 100% of the programmed AGC level, the nominal attack current of 0.21 mA is used to reduce the amplifier gain. If the signal is greater than 125% of the programmed AGC level, a fast attack current of nine (9) times nominal is used to reduce the gain. This dual rate approach allows AGC gain to be guickly decreased when it is too high vet minimizes distortion when the proper AGC level has been acquired.

A constant decay current of 5 μA increases the amplifier gain when the signal at DP/DN is less than the programmed AGC level. The large ratio (0.21 mA:5 μA) of the nominal attack and nominal decay currents enables the AGC loop to respond to the peak amplitudes of the incoming read signal rather than the average value. A fast decay current mode is provided by setting bit 7 of the CAR to "0," to allow the AGC gain to be rapidly increased to reduce the recovery time between mode switches.




FIGURE 1: AGC Block

AGC MODE CONTROL

When write gate (WG) is driven high, the dual rate charge pump is disabled causing the AGC amplifier gain to be held constant. The input impedance of both the AGC amplifier and the programmable filter is reduced. When the WG pin transitions from high to low. the Low-Z mode is activated. In this mode, the input impedance at both the AGC amplifier and the programmable filter remain low to allow for quick recovery of the AC coupling capacitors. Directly following the Low-Z mode is the fast decay mode which allows rapid acquisition of the proper AGC level. In fast decay mode, an internal FET is switched on to drive a high current into the BYP pin. The current remains active until the signal at DP/DN is above 125% of the nominal amplitude, or until an internal timer expires. After the fast decay current is disabled, the normal AGC sequence is enabled. The duration of both the Low-Z and fast decay modes can be set to either 1 µs or 2 µs by programming bit D7 in the N Counter register. A fast decay sequence is also initiated on the edges of servo gate (SG). Each edge of SG triggers a 400 ns (typ.) AGC hold period to allow the filter to settle. The fast decay current is enabled at the end of the HOLD period. When the pulse detector is powered-down, VBYP will be held constant subject to leakage currents only. Upon power-up, the Low-Z/fast decay sequence is executed to rapidly recover from any transients or drift which may have occurred on the BYP hold capacitor, Figure 2.

External control for enabling the dual rate charge pump is also provided. Driving the HOLD pin low forces the dual rate charge pump output current to zero. In this mode, VBYP will be held constant subject only to leakage currents.

RDIO Output Pin

A TTL compatible inverted Read Data I/O (RDIO) is provided to monitor the pulse detector output. This pin will be held high when SG is low and either RG or WG are high to reduce noise and accompanying jitter during read or write modes. Its falling edge indicates the occurrence of valid data pulse.




FIGURE 2: AGC Timing Diagrams

FUNCTIONAL DESCRIPTION (continued)

QUALIFIER SELECTION

The 32P4742/4742A provides both hysteresis and dual comparator pulse qualification circuits that may be independently selected for read mode and servo mode operation, Figure 3. For read mode operation the pulse qualifier method is selected by setting the MSB in the

data threshold control register (DTCR). The lower 7 bits of the DTCR also set the hysteresis level of the comparators for read mode. For servo mode operation the pulse qualifier method is selected by setting the MSB in the servo threshold control register (STCR). The lower 7 bits of the STCR set the hysteresis level of the comparators for servo mode.




FIGURE 3: Pulse Qualification

FUNCTIONAL DESCRIPTION (continued)

DUAL COMPARATOR QUALIFICATION

When in dual comparator mode, independent positive and negative threshold qualification comparators are used to suppress the error propagation of a positive and negative threshold hysteresis comparator. However a slight amount of hysteresis is included to increase the comparator output time when a signal that just exceeds the threshold level is detected. This eases the timing with respect to the zero crossing clock comparator. A differential comparator with programmable hysteresis threshold allows differential signal qualification for noise rejection. The programmable hysteresis threshold, VTH, is driven by a multiplying DAC which is driven by the LEVEL voltage and referenced to VRC (VRC is the internal bandgap reference). Hysteresis thresholds from 30 to 80% may be set with a resolution of better than 1%. A parallel R-C network of RTD and CT sets the hysteresis threshold time constant when not in the servo mode. A qualified signal zero crossing at the CP-CN inputs triggers the output one shot, Figure 4.

HYSTERESIS COMPARATOR QUALIFICATION

When the hysteresis qualification mode is selected, the same threshold qualification comparators and clock

comparators are used to implement a polarity checking rule. In this mode, a positive peak that clears the established threshold level will set the hysteresis comparator and trigger the bidirectional one-shot that creates the read data pulses. In order to get another pulse clocked out, a peak of the opposite polarity must clear the negative threshold level to reset the hysteresis comparator and trigger the bidirectional one-shot, Figure 5.

SERVO DEMODULATOR CIRCUIT DESCRIPTION

The 32P4742/4742A servo sections capture four separate servo bursts and provide A, B, C, and D burst outputs, Figure 6. Internal burst hold capacitors are provided to support low leakage burst capture and reduce external component count. To support embedded servo applications, the 32P4742/4742A provides additional programming registers that set the filter cutoff frequency (fc) and the hysteresis threshold level (VTH) for servo mode. The programmable functions are switched automatically when the servo gate (SG) is asserted, reducing the transition time between mode changes. When SG is activated or deactivated there is a nominal 0.3 µs settling time for the internal DACs to recover from the register switching.




FIGURE 4: Dual Comparator Timing Diagram




FIGURE 5: Hysteresis Comparator Timing Diagram




FIGURE 6: 32P4742/4742A Servo Capture

FUNCTIONAL DESCRIPTION (continued)

SERVO MODE OPERATION

When the servo gate (SG) is asserted, the control DACs for fc and VTH switch from the data mode registers to the servo mode registers and the AGC goes into the HOLD/fast decay mode. In addition, filter boost is disabled (as determined by the boost control bit), the AGC level is adjusted according to the AGC Level DAC and the RTS servo time constant setting resistor is connected to VRC (VRC is the internal bandgap reference.) By disabling the boost and providing the servo control register for fc the servo signal to noise ratio can be greatly improved. When SG is activated or deactivated there is a nominal 0.3 µs settling time for the internal DACs to recover from the register switching. During servo mode, the AGC circuit remains active. A 4-bit DAC (DACA) is used to set the AGC level over a range of 0.9 to 1.2 Vp-p as follows:

VAGC = 1.2 - (DACA • 0.02) Vp-p where DACA is the value of the AGC Level register

Typically, a servo preamble is used to achieve the desired AGC level and then the \overline{HOLD} pin is asserted to hold the AGC gain. When SG goes low to terminate the servo mode, the AGC goes into the HOLD $(0.4 \,\mu\text{s})/\text{fast}$ decay $(1.0 \,\mu\text{s})$ mode to allow for fast transition into the read or write mode.

BURST CAPTURE

For 32P4742/4742A, burst capture is controlled by a single external pin designated STROBE and an internal counter. When SG is active, the first pulse on the STROBE pin gates the output of the servo peak detector to the A burst hold capacitor. The capacitor charges for as long as the STROBE pulse is high. On the falling edge of the STROBE signal, the internal counter is incremented. The next STROBE pulse will then gate the servo peak detector output to the B burst hold capacitor. Again, the capacitor charges for as long as the STROBE pulse is high. On the falling edge of STROBE, the counter is incremented again and the C burst is captured on the next STROBE pulse. On the next falling edge of STROBE, the counter is incremented again and the D burst is captured on the next STROBE pulse. After the falling edge of the fourth STROBE pulse, the counter is reset to zero and the burst capture process can be repeated. See Figure 7 for timing information. The internal counter is also reset when the SG pin is deactivated. The voltage level on each hold capacitor is then provided to buffer amplifiers which generate the servo output signals. A 1.0 Vp-p differential voltage at the DP/DN pins will result in a 2.25V peak burst amplitude. The servo output signals (A, B, C, D) are referenced above an internal baseline of 0.5 volts. The output voltage at the MAXREF pin is a nominal 3.0V, and represents the maximum voltage to which the servo signal outputs will swing. It is typically used as the reference voltage for an external A/D converter. MAXREF is internally reduced to a 0.5 volt level, and establishes the servo zero-signal baseline.

All four internal burst hold capacitors are discharged when the RESET pin is driven low. The RESET control input overrides the STROBE signals. There are two Reset modes available. A "0" in the MSB of the Write Precomp/Servo Reset register enables the normal or unidirectional current reset mode. The resulting hold capacitor reset voltage will be slightly less than the zero-signal baseline when observed at the BURST output pins. A "1" written to the MSB location results in a high-resolution, or bi-directional current reset in which the capacitor baseline voltage will be equal to the zero-signal baseline voltage. In general, the high-resolution mode is recomended for most applications.

The drive current of the servo peak detector charge pump is set by a 4-bit word (PDAC) addressed through the serial port. The LSB value is $6\,\mu\text{A}$, and the offset is 1 LSB such that "0000" corresponds to $6\,\mu\text{A}$ and "1111" results in $96\,\mu\text{A}$. Maximum noise immunity is obtained in the servo peak detector by choosing the smallest value of charge current to charge the internal 10 pF hold capacitor during the burst acquisition time, see Figure 8.




FIGURE 7: 32P4742/4742A Servo Capture Timing Diagram




FIGURE 8: Servo Burst Acquisition (SG = RESET = 1)

BURST CAPTURE (continued)

Table 1 shows the recommended PDAC settings as a function of the strobe command duration to achieve acquisition to 99.5% of intended final value. These values are calculated with Fservo = 6.66 MHz at DP/DN.

TABLE 1: PDAC Settings vs Strobe Time

PDAC Word:	0000	00001	0010	0011	0100	0101	0110	0111	1000
Strobe Time (µses):	6.8	4.8	3.4	2.1	1.5	1.2	0.83	0.77	0.74
PDAC Word:	1001	1010	1011	1100	1101	1110	1111		
Strobe Time (µses):	0.71	0.68	0.66	0.64	0.63	0.62	0.61		

The peak detector exhibits constant gain for inputs at DP/DN from 0.2 to 1.2 Vp-p with small non-linearities below 0.2V.

TIMING OUTPUTS

To support servo timing recovery, the pulse detector section provides a TTL output of the servo information via the RDIO pin. A negative pulse is generated for each servo peak that is qualified through the pulse detector circuitry. Additional servo timing information is supported by the PPOL output. The PPOL pin provides pulse polarity information for the qualified peaks, where a high level TTL output indicates a positive pulse. To reduce noise progagation, RDIO will be held high and PPOL will be held low when SG is low and either RG or WG are high.

PROGRAMMABLE FILTER CIRCUIT DESCRIPTION

The SSI 32P4742/4742A programmable filter consist of an electronically controlled low-pass filter with a separate differentiated low-pass output. A seven-pole, low-pass filter is provided along with a single-pole, single-zero differentiator. Both outputs have matched group delays (< 1 ns typical.) A fixed delay of 1.25 ns (typ.) is added to the differentiated outputs to guarantee set-up timing in the data qualifier circuit. The delay matching is unaffected by any amount of programmed equalization or bandwidth. Programmable bandwidth and boost/equalization is provided by internal 7-bit control DACs. The programmable characteristics are automatically switched during servo mode to improve signal to noise ratio. Differentiation pulse slimming equalization is accomplished by a two-pole, low-pass with a two-pole, high-pass feed forward section to provide complimentary real axis zeros. A variable attenuator is used to program the zero locations. The filter implements a 0.05 degree equiripple linear phase response.

The normalized transfer functions (i.e., $wc = 2\pi fc = 1$) are:

$$Vnorm/Vi = [(-Ks^2 + 17.98016)/D(s)] \cdot An$$

and

Vdiff/Vi = (Vnorm/Vi) • (s/0.86133) • Ad

Where D (s) =

 $(s^2 + 1.68495s + 1.31703)(s^2 + 1.54203 s + 2.95139)(s^2 + 1.14558s + 5.37034)(s + 0.86133),$

An and Ad are adjusted for a gain of 2 at fs = (2/3) fc.

FILTER OPERATION

AC coupled differential signals from the AGC amplifier are applied to the IN/IN inputs of the filter. To improve settling time of the coupling capacitors, the IN/IN inputs are placed into a Low-Z state for 1.0 µs when WG goes inactive or when the PWRON pin is brought low. The programmable bandwidth and boost/equalization features are controlled by internal DACs and the registers programmed through the serial port. The current reference for both DACs is set using a single external resistor connected from pin RX to ground. The voltage at pin RX is proportional to absolute temperature (PTAT), hence the current for the DACs is a PTAT reference current. A 1000 pF capacitor should be connected in parallel with RX to reduce harmonic distortion.

BANDWIDTH CONTROL

The programmable bandwidth is set by the filter cutoff DAC. This DAC has two separate 7-bit registers that can program the DAC value as follows:

fc = 0.1485 • DACF - 0.9013 (MHz)
where DACF = DMCR or SMCR value

In the Data mode, the Data Mode Cutoff Register (DMCR) is used to determine the filter's 3 dB cutoff frequency. In the servo mode, the Servo Mode Cutoff Register (SMCR) is used. Switching of the registers is controlled by the servo gate (SG) pin. The filter cutoff set by the internal DAC is the unboosted 3 dB frequency. When boost/equalization is added, the actual 3 dB point will move out. Table 2 provides information on boost verses 3 dB frequency.

TABLE 2: 3 dB Cutoff Frequency versus Boost Magnitude

BOOST (dB)	fc Multiplier	BOOST (dB)	fc Multiplier
0	1.00	7	2.42
1	1.21	8	2.51
2	1.50	9	2.59
3	1.80	10	2.66
4	2.04	11	2.73
5	2.20	12	2.80
6	2.32	13	2.86

FUNCTIONAL DESCRIPTION (continued)

BOOST/EQUALIZATION CONTROL

The programmable equalization is also controlled by an internal DAC. The 7-bit Filter Boost Control Register (FBCR) determines the amount of equalization that will be added to the 3 dB cutoff frequency, as follows:

Boost = 20 log [2.65 • 10^{-2} • DACS) + (6.0 • 10^{-5} • DACS • DACF) +1] (dB)

where DACF is the cutoff register and DACS is the boost register.

For example, with the DAC set for maximum output (FBCR = 7F or 127) there will be 13 dB of boost added at the 3 dB frequency. This will result in +10 dB of signal boost above the 0 dB baseline. When SG is active the boost can be disabled by setting bit 7 in FBCR. When bit 7 is "0" and SG is active the boost will automatically be set to 0 dB. If bit 7 is "1" the boost will remain at its programmed value regardless of the state of SG.

TIME BASE GENERATOR CIRCUIT DESCRIPTION

The time base generator, which is a PLL based circuit, provides programmable reference frequency FOUT, Figure 9. The frequency can be programmed with an accuracy better than 1%. An external passive loop filter is required to control the PLL locking characteristics. The filter is fully-differential and balanced in order to suppress common mode noise.

In read, write and idle modes, the time base generator is programmed to provide a stable reference frequency (FOUT) for the data synchronizer. In write and idle

modes, FOUT is the output of the time base generator. In read mode FOUT is disabled after the data synchronizer has achieved lock and switched over to read data as the source for the RRC. This minimizes jitter in the data synchronizer PLL. The reference frequency is programmed using the M and N registers of the time base generator via the serial port, and is related to the external reference clock input, FREF, as follows:

$$FOUT = ((M+1)/(N+1))FREF$$

The VCO center frequency and the phase detector gain of the time base generator are controlled by an internal IDAC addressed through the data recovery control register (DRCR). To insure precise tracking of the data separator to the time base VCO, the Fout is provided to the data separator VCO and the control voltage from time base VCO is converted to a current which is provided to the data separator 1/3 cell delay and write precomp one shot. Even though FOUT is determined by M, N registers, its value will not change until the proper DRCR value is set. The VCO frequency equation is:

Fvco = $[12.5/(RR + 0.4)] \cdot [(0.614 \cdot IDAC) + 3.84]$ MHz where IDAC is the value in the DRCR and RR is the value (k Ω) of the external RR resistor.




FIGURE 9: Time Base Generator Phase Locked Loop

DATA SEPARATOR CIRCUIT DESCRIPTION

The data separator circuit provides complete encoding, decoding, and synchronization for RLL 1,7 format data. In the read mode, the circuit performs sync field search and detect, data synchronization and data decoding. In the write mode, the circuit provides data encoding and write precompensation for NRZ data applied to the NRZ0/1 pins. Data rate is established by the internal time base generator and the 1/3 cell delay.

PHASE LOCKED LOOP

The circuit employs a Dual mode phase detector; harmonic in the read mode and non-harmonic in the write and idle modes, Figure 10. In the read mode the harmonic phase detector updates the PLL with each occurrence of a DRD pulse. In the write and idle modes the non-harmonic phase detector is continuously enabled, thus maintaining both phase and frequency lock onto the reference frequency of the internal time basegenerator. By acquiring both phase and frequency lock to the input reference frequency and utilizing a zero phase restart technique, the VCO transient is minimized and false lock to read data is eliminated. The

phase detector incorporates a charge pump in order to drive the loop filter directly. The polarity and width of the output current pulses correspond to the direction and magnitude of the phase error.

The data synchronizer also requires an external passive loop filter to control its PLL locking characteristics. This filter is also fully-differential and balanced in order to suppress common mode noise.

READ/WRITE MODE CONTROL

The read gate (RG) and write gate (WG) inputs control device operation in data mode. RG is an asynchronous input that must be initiated at the start of a valid preamble field. It can be terminated at any position on the disk. WG is also an asynchronous input. It can be initiated at any time but should not be terminated prior to the last output write data pulse. To insure that the device will not enter any unknown states, RG overrides WG.




FIGURE 10: Data Separator Phase Locked Loop

FUNCTIONAL DESCRIPTION (continued)

READ MODE

The data synchronizer utilizes a fully integrated fast acquisition PLL to accurately develop the decode window. Read gate (RG) initiates the PLL locking sequence and selects the PLL reference input; a high level (read mode) selects the internal RD input and a low level selects the reference clock. In the read mode the falling edge of DRD enables the phase detector while the rising edge is phase compared to the rising edge of the VCO reference (VCOR.) As depicted in Figure 11, DRD is a 1/3 NRZ bit cell wide pulse whose leading edge is defined by the falling edge of RD. A decode window is developed from the VCOR clock.

VCO Lock and Bit Sync Enable

One of two VCO locking modes will be entered depending on the state of the gain shift (GS) bit, or bit 1, in the Control B register. An internal read gate is asserted 3 DRD transitions after read gate is asserted. The phase detector then enters a high gain mode of operation to support fast phase acquisition. After an internal counter counts a total of 14 transitions of the

internal DRD signal, including the 3 transitions prior to internal read gate, the gain is reduced by a factor of 3 if GS = 1. If GS = 0 the gain remains constant. This gain shift reduction reduces the bandwidth and damping factor of the loop by √3 which provides improved jitter performance in the data follow mode. The counter continues to count the next 5 DRD transitions (a total of 19 • 3T from assertion of RG) and then asserts an internal VCO lock signal. The VCO lock signal activates the decoder bit synchronization circuitry to define the proper decode boundries. The next 2 • 3T patterns are used to set the proper decode window so that VCO is in sync with RRC and RRC is in sync with the data. Following this, the NRZ outputs are enabled and the data is toggled through the decoder for the duration of the RG.

When the VCO lock signal is asserted, the internal RRC source is switched from the time base generator output to the VCO output signal that is phase locked to DRD. During the internal RRC switching period the external RRC signal may be held for a maximum of 1 NRZ clock period, however no short duration glitches will occur.




FIGURE 11: Data Synchronization Waveform




FIGURE 12: NRZ Data Word to 1,7 Code Word Bit Comparison (Reference Table 4 for decode scheme)




FIGURE 13: NRZ Read Timing

READ MODE (continued)

Window Shift

Shifting the phase of the VCO clock effectively shifts the relative position of the \overline{DRD} pulse within the decode window. Decode window control is provided via the WS control bits of the Window Shift Control Register (WSCR).

NON READ MODE

In the non-read modes, the PLL is locked to the reference clock. This forces the VCO to run at a frequency which is very close to that required for tracking actual data. When the reference input to the PLL is switched, the VCO is stopped momentarily, then restarted in an accurate phase alignment with the next PLL reference input pulse. By minimizing the phase alignment error in this manner, the acquisition time is substantially reduced.

WRITE MODE

In the write mode the circuit converts NRZ data from the controller into 1,7 RLL formatted data for storage on the disk. Write mode is entered by asserting the write gate (WG) while the RG and SG are held low. During write mode the VCO and the RRC are referenced to the internal time base generator signal. The write data output is a negative going TTL signal for the 32P4742 and a differential PECL signal for the 32P4742A. For the 32P4742A, the rising edge of the WD pin is the active edge. External termination of the WD/WD pins is required on the 32P4742A.

Write Mode Operation

Write mode is entered by asserting WG high ("1") while RG and SG are held low ("0"). A preamble pattern of at least 19 '3T' patterns must be generated before any coded data can be written. The 3T preamble is written by holding both NRZ0 and NRZ1 low ("0") while WCLK is toggled. The first non zero NRZ input bits indicate the end of the preamble pattern. After a delay of 3 WCLK time periods, non-preamble data begins to toggle out WD. At the end of the write cycle, 3 WCLK cycles of blank NRZ should be added to insure the encoder is flushed of data before the WG can be transitioned low. WD stops toggling a maximum of 2 WCLK time periods after WG goes low. Reference Figures 14 and 16 for detailed timing information. In Figure 14, note that the NRZ1 bit is shifted into the encoder first and the NRZ0 bit is shifted into the encoder second. Because two bits are clocked into the device on each WCLK pulse, the encoder will always generate a predictable pattern.

Direct Write Function

The 32P4742/4742A include a Direct Write (DW) function that allows the NRZ0 data to bypass the encoder and write precomp circuitry. When the DW bit is set in the CBR, the data applied to NRZ0 will bypass the encoder and write precomp and directly control the WDI output buffer. This allows the user to perform DC erase and media tests. A rising edge at NRZ0 causes a rising edge on $\overline{\text{WD}}$, a falling edge at NRZ0 causes a falling edge on $\overline{\text{WD}}$. This information applies to the 32P4742.

A rising edge at NRZ0 causes a falling edge on WD and a rising edge on \overline{WD} . A falling edge at NRZ0 causes a rising edge on WD and a falling edge on \overline{WD} . This information applies to the 32P4742A.




FIGURE 14: WD and NRZ Write Timing




FIGURE 15: Read Mode Locking Sequence




FIGURE 16: Write Data Operation

FUNCTIONAL DESCRIPTION (continued)

OPERATING MODES AND CONTROL

The device has several operating modes that support read, write, servo, and power management functions. Mode selection is accomplished by controlling the read gate (RG), write gate (WG), servo gate (SG), and PWRON pins. Additional modes are also controlled by programming the Power Down Control Register (PDCR), the Control A (CAR) register, and the Control B (CBR) register via the serial port.

External Mode Control

All operating modes of the device are controlled by driving the read gate (RG), write gate (WG), servo gate

(SG), and PWRON pins with TTL compatible signals (refer to Table 3). For normal operation the PWRON pin is driven low. During normal operation the device is controlled by the read gate (RG), write gate (WG), and servo gate (SG) pins. Servo gate (SG) determines the active mode of the device. When SG is high, the device enters the servo mode, regardless of the state of either RG or WG. When SG is low, RG and WG can be used. When RG is high the device is in Read mode regardless of the state of WG. When SG and RG are both low, WG is brought high to enter write mode. If SG, RG, and WG pins are all low the device will be in idle mode.

REGISTER DESCRIPTION

Control Registers

The serial port registers allow the user to configure the device. The register map for the device is shown in Table 4. The bits of these registers are defined as follows:

POWER DOWN CONTROL REGISTER (PDCR)

BIT	NAME	DESCRIPTION
0	PD/SVO	Pulse detector/servo power enable: Determines the state of the pulse detector and servo circuits when PWRON pin is low. 0 = Circuits enabled 1 = Circuits powered down
1	TBGKD	Time base KD select: Determines the phase detector gain of the time base generator. 0 = KD is 3x nominal value 1 = KD is 1x nominal value
2	FLTR	Filter power enable: Determines the state of the filter when PWRON pin is low. 0 = Filter enabled 1 = Filter powered down
3	DS	Data separator power enable: Determines the state of the data separator circuit when PWRON pin is low. 0 = Data separator enabled 1 = Data separator powered down
4	TBG	Time base generator power enable: Determines the state of the Time base generator circuit when PWRON pin is low. 0 = Time base generator enabled 1 = Time base generator powered down
5-7	N/A	Device ID: These bits are a read only ID code for the device.

DATA MODE CUTOFF (DACF)

BIT	NAME	DESCRIPTION
0-6	DMC	Filter cutoff setting for data mode. Substitute this value for DACF into the cutoff calculation for the filter in data mode operation.
7	N/A	Not used. Set to zero.

SERVO MODE CUTOFF (DACF)

0-6	DMC	Filter cutoff setting for servo mode. Substitute this value for DACF into the cutoff calculation for the filter in servo mode operation.
7	WDB	Buffer type: Determines if the TTL write data buffer is enabled. 0 = enabled 1 = disabled

FILTER BOOST REGISTER (DACS)

0-6	FBC	Filter boost setting. Substitute this value for DACS into filter calculations.
7	SBE	Servo boost enable: Determines if boost is enabled when SG is high. 0 = Boost disabled when SG is high. 1 = Boost enabled when SG is high.

DATA THRESHOLD REGISTER (VTHDAC)

0-6	DTH	Data threshold setting. Substitute this value for VTHDAC into the threshold calculation for data mode operation.
7	DQ	Qualifier select: Determines the type of qualifier used in data mode. 0 = Hysteresis qualifier 1 = Dual comparitor qualifier

SERVO THRESHOLD REGISTER (VTHDAC)

0-6	STH	Servo threshold setting. Substitute this value for VTHDAC into the threshold calculation for servo mode operation.
7	SQ	Qualifier select: Determines the type of qualifier used in servo mode. 0 = Hysteresis qualifier 1 = Dual comparitor qualifier

REGISTER DESCRIPTION (continued)

CONTROL A REGISTER (CAR)

BIT	NAME	DESCRIPTION
0	EPDT	Enable Phase Detector (Time Base Generator): This bit disables the output of the phase detector to the VCO. An external voltage applied across the TFLT pins drives the VCO to a fixed frequency. 0 = Phase detector charge pump disabled 1 = Phase detector charge pump enabled
1	UT	Enable Pump Up Current (Time Base Generator): This bit enables a test mode for checking the charge pump output current. The charge pump will source a fixed DC current from TFLT and sink the current at TFLT. 0 = No current 1 = Pump up current enabled
2	DT	Enable Pump Down Current (Time Base Generator): This bit enables a test mode for checking the charge pump output current. The charge pump will source a fixed DC current from TFLT and sink the current at TFLT. 0 = No current 1 = Pump down current enabled
3	МТР3Е	This bit enables the MTP3 test point output buffer. 0 = Test point disabled 1 = Test point enabled
4	ВҮРТ	This bit enables a Time Base Generator Bypass mode where the FREF input is connected to the data separator phase detector input. 0 = Time base enabled 1 = Time base bypassed
5/6	TMS0/1	These bits select the test point signal sources (ref Table 8)
7	FDTM	This bit continuously enables the AGC fast decay current. 0 = Fast decay current always on 1 = Normal fast decay operation Set to 1 for normal operation.

CONTROL B REGISTER (CBR)

BIT	NAME	DESCRIPTION
0	DW	This bit enables the direct write (Bypass Endec) function. 0 = Normal operation
		1 = Bypass encoder, NRZ0 buffered to WD (or WD/WD for 32P4742A)
1	GS	This enables the data sep. phase detector gain switch in read mode. 0 ≠ Normal operation 1 ≠ Gain shift until 14 • 3T (read mode only)
2	RDIO	This bit enables the RDIO pin as an input. 0 = RDIO is an output 1 = RDIO is an input
3	EPDD	Enable Phase Detector (Data Separator): This bit disables the output of the phase detector to the VCO. An external voltage applied across the DFLT pins drives the VCO to a fixed frequency. 0 = Phase detector charge pump disabled 1 = Phase detector active
4	UD	Enable Pump Up Current (Data Separator): This bit enables a test mode for checking the charge pump output current. The charge pump will source a fixed DC current from DFLT and sink the current at DFLT. 0 = No current 1 = Pump up current enabled
5	DD	Enable Pump Down Current (Data Separator): This bit enables a test mode for checking the charge pump output current. The charge pump will source a fixed DC current from DFLT and sink the current at DFLT. 0 = No current 1 = Pump down current enabled
6	MTP1,2E	This bit enables the multiplexed test points (MTP1, 2) 0 = Test points disabled 1 = Test points enabled
7	-	Not used. Set to zero.

N COUNTER REGISTER

0-6	N	N counter value.
7	LZT	Low-Z time period: Determines the time period for the Low-Z and fast decay one-shots. 0 = 1 μs nominal time-out (0.4 μs HOLD on SG edges) 1 = 2 μs nominal time-out (0.5 μs HOLD on SG edges)

M COUNTER REGISTER

0-7	M	M counter value.

REGISTER DESCRIPTION (continued)

DATA RECOVERY REGISTER (DRCR)

BIT	NAME	DESCRIPTION
0-6	IDAC	Center frequency DAC value. Sets the center frequency for the data synchronizer VCO and the TBG VCO.
7	TM	Test mode bit: Silicon Systems use only. Set to 0 for normal operation.

WINDOW SHIFT REGISTER (WSR)

WINDOW CHILL FIELD FETT (WOLL)					
0-3	ws	Window s	shift DAC va	alue.	
4	WSD	Window s 0 = Early 1 = Late	shift directio	on.	
5	WSE	Window s 0 = Disab 1 = Enabl	-		
6-7	TDAC0/1	the DACC	OUT test po	elect: Selects the DAC output to be provided on int. The preferred setting when DACOUT is not o set TDAC0 = 1 and TDAC1 = 0:	
		TDAC1	TDAC0	DAC MONITORED	
		0 0 1 1	0 1 0 1	Filter Fc DAC Qualifier threshold DAC (VTH) Window shift DAC Write precomp DAC; the selection of the early or late DAC is controlled by the WPE bit. WPE = 0 — Late WPE = 1 — Early	

WRITE PRECOMP REGISTER (WPR)

WITTEFILE	WHITE PRECOMP REGISTER (WPT)		
0-2	WPE	Write precomp early DAC value.	
3	WPE	Write precomp enable. 0 = Disable 1 = Enable	
4-6	WPL	Write precomp late DAC value.	
7	SRST	Servo reset select. Set to 1 for normal operation.	

AGC LEVEL REGISTER (ALR)

BIT	NAME	DESCRIPTION
0-3	ADAC	AGC level DAC value. Sets AGC level in servo mode. 0000 = 1.20 Vp-p 1111 = 0.90 Vp-p
4-7	PDAC	Servo peak detector current DAC value. Sets the servo peak detector current in 6 μA steps. 0000 = 6 μA charge current 1111 = 96 μA charge current

Power Down Control

For power management, the PWRON pin can be used in conjunction with the Power Down Control Register (PDCR) to set the operating mode of the device. The PDCR provides a control bit for each of the functional blocks. When the PWRON pin is brought high ("1") the device is placed into sleep mode (<0.5 mA) and all circuits are powered down except the serial port. This allows the user to program the serial port registers while still conserving power. Register information is retained during the sleep mode so it is not necessary to reprogram the serial port registers after returning to an active mode. When the PWRON pin is low ("0"), the contents of the PDCR determine which blocks will be active. Register mapping for the PDCR is shown in Table 4. To improve recovery time from the sleep mode, the inputs to the filter and AGC circuits are placed into a Low-Z mode.

TABLE 3: Mode Control Table

C	CONTROL LINE		L			DAC		ESIS
PWRON	P.G	SG	MG	DEVICE MODE	ΛТН	5	BOOST	HYSTERESIS
1	Х	Х	X	SLEEP MODE: All functions are powered down. The serial port registers remain active and register programming data is saved.	off	off	off	off
0	0	0	1	WRITE MODE: The pulse detector is inactive. The data synchronizer VCO is locked to the internal time base generator. Write precomp circuit is clocked by internal time base.	DR	DR	DR	DR
0	1	0	Х	READ MODE: The pulse detector is active. The data synchronizer begins the preamble lock sequence.	DR	DR	DR	DR
0	X	1	×	SERVO MODE: The pulse detector is active and the servo control registers are enabled for the Fc DAC and the VTH DAC. RDIO is also active. The data synchronizer and time base generator can be disabled using the PDCR.		SR	A	
						n if S	BE :	= 1
0	0	0	0	IDLE MODE: The contents of the PDCR determine which blocks are powered-up. In normal operation with all blocks powered-up, the pulse detector is active, the data synchronizer VCO is locked to the time base generator, and the data control registers are used for VTH and FC.	DR	DR	DR	DR
				If multiple control signals are active, the priority order will be PWRON, SG, RG, and WG. For example, if SG and RG are both "1", the servo mode will be active.				

DAC Control Key: DR = data register, SR = servo register, off = disabled

PHASE DET 1 = Enable 0 = Disable DIR WRITE 1 = ON 0 = OFF N COUNT PD/SERVO 1 = Disable 0 = Enable FcoDACF BIT 0 FcsDACF BIT 0 M COUNT BIT 0 ToDAC BIT 0 TaDAC BIT 0 ADAC BIT 0 DACS DAC 88 WE0 8 PUMP UP 1 = ON 0 = OFF GAIN SHFT 1 = ON 0 = OFF M COUNT BIT 1 FcoDACF BIT 1 ForDACF BIT 1 N COUNT BIT 1 ToDAC BIT 1 TaDAC BIT 1 ADAC BIT 1 DACS BIT 1 DAC BIT 1 WS1 Mei PUMP DWN 1 = ON 0 = OFF RDIO 1 = Input 0 = Output FILTER 1 = Disable 0 = Enable N COUNT BIT 2 M COUNT BIT 2 FCDDACF BIT 2 ForDACF BIT 2 ToDAC BIT 2 TsDAC BiT 2 ADAC BIT 2 DACS BIT 2 DAC BIT 2 NS2 WE2 MTP3 1 = Enable 0 = Disable PHASE DET 1 = Enable 0 = Disable WR PRCMP 1 = Enable 0 = Disable M COUNT BIT 3 N COUNT BIT 3 FcoDACF BIT 3 FoaDACF BIT 3 TsDAC BIT 3 ADAC BIT 3 DACS BIT 3 DAC BIT 3 WS3 DATA BIT MAP TBG 1 = Bypass 0 = Normal PUMP UP 1 = ON 0 = OFF TBG 1 = Disable 0 = Enable M COUNT BIT 4 FCDDACF BIT 4 N COUNT BIT 4 FcsDACF BIT 4 WS DIR 1 = Late 0 = Early ToDAC BIT 4 TaDAC BiT 4 PDAC BIT 0 DACS BIT 4 DAC BIT 4 WLO WIN SHFT 1 = Enable 0 = Disable M COUNT BIT 5 N COUNT BIT 5 FcoDACF BIT 5 FosDACF BIT 5 PUMP DWN 1 = ON 0 = OFF ToDAC BIT 5 TSDAC BIT 5 OSMIL DAC BIT 5 PDAC BIT 1 DACS BIT 5 WL1 : M COUNT BIT 6 N COUNT BIT 6 FCDDACF BIT 6 FcsDACF BIT 6 TDAC 0 ToDAC BIT 6 TSDAC BIT 6 PDAC BIT 2 DACS BIT 6 DAC BIT 6 TMS1 WL2 ŀ Buffer Type 1 = 4742A 0 = 4742 Low-Z Time 1 = 2 µs 0 = 1 µs Servo Boost 1 = Enable 0 = Disable FD Test 1 = Disable 0 = Enable Test Mode 1 = Reset 0 = Normal Servo Reset 1 = HI Res Data Quel. 1 = Duel 0 = Hys Servo Qual. 1 = Dual 0 = Hys M COUNT BIT 7 TDAC 1 PDAC BIT 3 6 : WH 0 0 0 0 0 0 0 0 0 0 0 0 0 04 0 0 0 0 0 0 0 0 • • -0 0 0 -_ _ _ 0 _ _ ADDRESS 0 0 0 0 0 0 0 _ -0 -0 0 _ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9**V** 0 0 0 0 0 0 0 0 REGISTER NAME POWER DOWN CONTROL SERVO MODE CUTOFF DATA MODE CUTOFF SERVO THRESHOLD DATA THRESHOLD DATA RECOVERY WRITE PRECOMP WINDOW SHIFT FILTER BOOST N COUNTER M COUNTER CONTROL A CONTROL B AGC LEVEL

* Denotes SSI internal test bits. These bits should be set to 0 in normal operation.

TABLE 4: Serial Port Register Mapping

REGISTER DESCRIPTION (continued)

SERIAL INTERFACE OPERATION

The serial interface is a bi-directional port for reading and writing programming data from/to the internal registers of the 32P4742/4742A. For data transfers SDEN is brought high, serial data is presented at the SDATA pin, and a serial clock is applied to the SCLK pin. After the SDEN goes high, the first 16 pulses applied to the SCLK pin will shift the data presented at the SDATA pin into an internal shift register on the rising edge of each clock. An internal counter prevents more than 16 bits from being shifted into the register. The data in the shift register is latched when SDEN goes low. If less than 16 clock pulses are provided before SDEN goes low, the data transfer is aborted.

All transfers are shifted into the serial port LSB first. The first byte of the transfer is address and instruction information. The LSB of this byte is the R/W bit which determines if the transfer is a read (1) or a write (0). The remaining 7-bits determine the internal register to be accessed. Table 4 provides register mapping information. The second byte contains the programming data. In read mode (R/W=1) the 32P4742/4742A will output the register contents of the selected address. In write mode the device will load the selected register with data presented on the SDATA pin. At initial powerup, the contents of the internal registers will be in an unknown state and they must be programmed prior to operation. During power down modes, the serial port remains active and register programming data is retained




FIGURE 17: Serial Port Transfer Format




FIGURE 18(a): Input Structures




FIGURE 18(b): Output Structures

PIN DESCRIPTION

POWER SUPPLY PINS

NAME	TYPE	DESCRIPTION	
VPA		Data separator PLL analog power supply pin	
VPB	_	Time base generator PLL analog power supply pin	
VPC		Internal ECL, CMOS logic power supply pin	
VPD		WD buffer digital power supply pin	
VPD2		TTL buffer I/O digital power supply pin	
VPG		Pulse detector, filter, servo analog power supply pin	
VNA		Data separator PLL analog ground pin	
VNB		Time base generator PLL analog ground pin	
VNC		Internal ECL, CMOS logic ground pin	
VND		TTL buffer I/O digital ground pin	
VNG		Pulse detector, filter, servo analog ground pin	

INPUT PINS

VIA, VIA	- 1	AGC AMPLIFIER INPUTS: Differential AGC amplifier input pins.
DP, DN	1	ANALOG INPUTS FOR DATA PATH: Differential analog inputs to data comparators, full-wave rectifier.
CP, CN	ŀ	ANALOG INPUTS FOR CLOCK PATH: Differential analog inputs to the clock comparator.
PWRON	-	Power Enable: TTL compatible CMOS power control input. A low level CMOS input enables power to circuitry according to the contents of the PDCR. A high level CMOS input shuts down all circuitry.
HOLD	1	HOLD CONTROL: TTL compatible CMOS control pin which, when pulled low, disables the AGC charge pump and holds the AGC amplifier gain at its present value.
STROBE	ī	BURST STROBE: TTL compatible CMOS burst strobe input. A high level TTL input will enable the servo peak detector to charge one of the burst capacitors. The falling edge of STROBE increments an internal counter that determines which burst capacitor will charge on the next STROBE pulse (reference Figure 7 for timing.)
RESET	I	RESET CONTROL INPUT: TTL compatible CMOS reset input. A low level TTL input will discharge the internal servo burst hold capacitors on channels A-D.
IN, IN	I	FILTER SIGNAL INPUTS: The AGC output signals must be AC coupled into these pins.

INPUT PINS (continued)

NAME	TYPE	DESCRIPTION
FREF	Ī	REFERENCE FREQUENCY INPUT: Frequency reference input for the time base generator. FREF should be driven either by a direct coupled TTL signal or by an AC coupled ECL signal.
NRZ0/1	1/0	NRZ I/O PORT: TTL compatible CMOS NRZ data port. In read mode, valid data is output on these pins with each cycle of RRC. In write mode, data input on these pins is clocked into the device by WCLK.
RG	1	READ GATE: TTL compatible CMOS read gate input. A high level TTL input selects the RD input and enables the read mode/address detect sequences. A low level selects the FREF input.
SG	i	SERVO GATE: TTL compatible CMOS servo gate input. A high level TTL input activates the servo mode by selecting the servo control registers, the RDIO pin active in idle mode, the PPOL pin also active in idle mode, and the RTS resistor.
WCLK	I	WRITE CLOCK: TTL compatible CMOS write clock input. Must be synchronous with the Write Data NRZ0/1 input. For short cable delays, WCLK may be connected directly to pin RRC.For long cable delays, WCLK should be connected to an RRC return line matched to the NRZ data bus line delay.
WG	١	WRITE GATE: TTL compatible CMOS write gate input. A high level input enables the write mode.

OUTPUT PINS

MTP1,2,3	0	MULTIPLEXED TEST POINTS: Open emitter ECL output test points. Internal test signals are routed to these test points as determined by the CAR and CBR. Two pull up and down resistors are required to use this pin. They should be removed during normal operation to reduce power dissipation. (Reference Table 8)
OD, OD	0	FILTER DIFFERENTIATED OUTPUTS: Filter differentiated outputs. These outputs are AC coupled into the CP/CN inputs.
ON, ON	0	FILTER NORMAL OUTPUTS: Filter normal low pass output signals. These outputs are AC coupled into the DP/DN inputs.
PPOL.	0	PULSE POLARITY: Pulse polarity CMOS compatible output. The output is high when the pulse being qualified is positive and it is low when the pulse being qualified is negative.
RDIO	0	READ DATA I/O: Bi-directional TTL compatible CMOS pin. RDIO outputs RD pulses when in idle or servo modes of operation. RDIO is an input when the RDIO bit is enabled in the CBR.

OUTPUT PINS (continued)

NAME	TYPE	DESCRIPTION
RRC	0	READ REFERENCE CLOCK: Read clock CMOS compatible output. During a mode change, no glitches are generated and no more than one lost clock pulse will occur. When RG goes high, RRC initially remains synchronized to FOUT. When the Sync Bits are detected, RRC is synchronized to the DRD. When RG goes low, RRC is synchronized back to the FOUT.
VOA, VOA	0	AGC AMPLIFIER OUTPUT: Differential AGC amplifier output pins. These outputs are ac coupled into the filter inputs (IN/IN).
WD	0	WRITE DATA (32P4742): CMOS encoded write data. The falling edge of WD represents the data bit. WD is internally synchronized to the FOUT reference clock. When direct write is active WD is toggled by the signal presented on the NRZ0 pin.
WD/WD	0	WRITE DATA (32P4742A): Differential PECL encoded write data. This output format is a bond option. The rising edge of the WD pin represents the data bit (precomped edge). These are open emitter outputs, and an external pull-down resistor is required.

ANALOG PINS

A, B, C, D	-	SERVO OUTPUTS: These outputs are processed versions of the voltages captured on the servo hold capacitors. They are referenced to an internally generated, 0.5V baseline.
BYP	_	The AGC integrating capacitor CA, is connected between BYP and VPG.
TFLT/TFLT	_	PLL LOOP FILTER: These pins are the connection points for the time base generator loop filter.
DACOUT	-	DAC VOLTAGE TEST POINT: This test point monitors the outputs of the internal DACs. The source DAC is selected by programming the two MSBs of the WSCR register.
DFLT/DFLT	-	PLL LOOP FILTER: These pins are the connection points for the data separator loop filter.
LEVEL	_	An NPN emitter output that provides a full-wave rectified signal from the DP, DN inputs. An external capacitor should be connected from LEVEL to VPG to set the hysteresis threshold time constant in conjunction with RTS and RTD. An internal current source provides 60 µA of pull-down current at this pin.
RR	_	REFERENCE RESISTOR INPUT: An external 1% resistor is connected from this pin to VNA to establish a precise internal reference current for the data separator and time base generator.
RTS	1	SERVO TIME CONSTANT RESISTOR INPUT: An external resistor is connected from this pin to LEVEL to establish the hysteresis threshold time constant when in servo mode.
RTD	-	DATA TIME CONSTANT RESISTOR INPUT: An external resistor is connected from this pin to LEVEL to establish the hysteresis threshold time constant when not in servo mode.

ANALOG PINS (continued)

NAME	TYPE	DESCRIPTION
RX	-	REFERENCE RESISTOR INPUT: An external 1% resistor is connected from this pin to VNG to establish a precise PTAT (proportional to absolute temperature) reference current for the filter. A 1000 pF capacitor should be placed in parallel with this resistor.
MAXREF	-	SERVO REFERENCE: An external voltage output that can be used as the reference for an external A/D converter. This represents the maximum output voltage for the A, B, C, and D outputs.

SERIAL PORT PINS

SDEN	-	SERIAL DATA ENABLE: Serial enable CMOS input. A high level input enables the serial port.
SDATA	_	SERIAL DATA: Serial data CMOS input. NRZ programming data for the internal registers is applied to this input.
SCLK	_	SERIAL CLOCK: Serial clock CMOS input. The clock applied to this pin is synchronized with the data applied to SDATA.

ELECTRICAL SPECIFICATIONS

Unless otherwise specified, the recommended operating conditions are as follows: 4.5V < POSITIVE SUPPLY VOLTAGE < 5.5V, 0°C < T (ambient) < 70°C, and 25°C < T (junction) < 135°C. Currents flowing into the chip are positive. Current maximums are currents with the highest absolute value.

ABSOLUTE MAXIMUM RATINGS

Operation beyond the maximum ratings may damage the device

PARAMETER	RATING
Storage temperature	-65 to 150°
Junction operating temperature	+130°C
Positive supply voltage (Vp)	-0.5 to 7V
Voltage applied to any pin	-0.5V to Vp + 0.5V

POWER SUPPLY CURRENT AND POWER DISSIPATION

Unless otherwise specified, Ta = 26°C and data rate = max. All test points and outputs are open. The test points are disabled.

PARAMETER		CONDITION	MIN	NOM	MAX	TINU
ICC	VPn	PWRON = 0 All blocks enabled		85	145	mA
Sleep Mode Current		PWRON = 1 SG, RG, WG, STROBE, RESET, WCLK = 0 All other CMOS inputs = 1			0.5	mA
Servo Mode Current		PWRON = 0 SG = 1 Power Reg. = 14 hex		45	. 75	mA

DIGITAL INPUTS AND OUTPUTS

TTL COMPATIBLE INPUTS

Inputs will float high "1" if left open.

Input low voltage	VIL			0.8	٧
Input high voltage	VIH		2		٧
Input low current	IIL	VIL = 0.4V		-20	μА
Input high current	IIH	VIH = 2.4V		-20	μA

CMOS COMPATIBLE INPUTS

Schmitt trigger type, do not leave open. Nominal 1.0V hysteresis around VPD/2.

Input low voltage	VPC = 5.0 volts		1.5	٧
Input high voltage	VPC = 5.0 volts	3.5		V

ELECTRICAL SPECIFICATIONS (continued)

CMOS COMPATIBLE OUTPUTS

PARAMETER	CONDITION	MIN	MOM	MAX	UNIT
Output low voltage	IOL = 4.0 mA, VPD = 5.0V			0.5	V
Output high voltage	IOH = -4.0 mA, VPD = 5.0V	4.5			V
Rise time	0.8 to 2.0 volts CL ≤ 15 pF			5	ns
Fall time	2.0 to 0.8 volts CL ≤ 15 pF			5	ns

FREF INPUT

Recommended input level	AC-coupled	1.2		2	Vp-p
Input resistance	Ref. only, not measured on ATE		11		kΩ

TEST POINT OUTPUT LEVELS (MTP1, MTP2, MTP3)

Output high level	261 Ω to VPA 402 Ω to VNA for reference use only	VPA - 1		V
Output low level	261 Ω to VPA 402 Ω to VNA for reference use only		VPA - 1.62	V

PECL OUTPUT LEVELS (WD, WD for 32P4742A)

Output high level	402Ω to VND	VPA - 1		
Output low level	402Ω to VND		VPA - 1.	60 V




FIGURE 19: Serial Port Timing

SERIAL PORT

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
SCLK Data Clock period	Read from Serial Port	140			ns
	Write to Serial Port	100			ns
SCLK low time TCI	KL Read from Serial Port	60			ns
	Write to Serial Port	40			ns
SCLK high time TCF	H Read from Serial Port	60			ns
	Write to Serial Port	40			ns
Enable to SCLK TSEN	ıs	35			ns
SCLK to disable TSEN	H	100		ĺ	ns
Data set-up time T0	s	15			ns
Data hold time TE	Н	15			ns
SDATA tri-state delay TSENI)L			50	ns
SDATA turnaround time TTF	N	70			ns
SCLK falls to Valid Data TDSKE	W Cload ≤ 15 pF	0		50	ns
SDEN low time T:	SL SL	200			ns

ELECTRICAL SPECIFICATIONS (continued)

PULSE DETECTOR CHARACTERISTICS

AGC AMPLIFIER

Input signals are AC coupled to VIA/VIA, VOA/VOA outputs are AC coupled to IN/IN, and ON/ON are AC coupled to DP/DN. A 1000 pF capacitor (CBYP) is connected from BYP to VPG. Unless otherwise specified, outputs are measured differentially at VOA/VOA, FIN = 8 MHz, and filter boost = 0 dB.

PARAMETER		CONDITION	MIN	МОМ	MAX	UNIT
Input range		Fin = Fc, Boost = 0 To 13 dB	22	-	240	mVp-p
DP-DN voltage		$22 \le VIA/\overline{VIA} \le 240 \text{ mVp-p}$ $\overline{HOLD} = 1$, Fin Fc	1		1.4	Vp-p
DP-DN voltage (servo)		SG = 1, DACA = 0000	1	1.2	1.4	Vp-p
		SG = 1, DACA = 1111	0.7	0.9	1.1	Vp-p
AGC gain	minimum	HOLD = 0 I @ BYP = -50 μA			1.2	V/V
	maximum	I @ BYP = +50 μA	26			V/V
Gain sensitivity		BYP voltage change	23	28	33	dB/V
AGC output total harmonic distortion		VOA-VOA = 0.75 Vp-p VIA = 100 mVp-p			1	%
Differential input imped	lance	WG = low	4.7	6	8.4	kΩ
		WG = high; or Low-Z	100	350	600	Ω
Single-ended input imp	edance	WG = low	2.5	3.3	5.0	kΩ
		WG = high; or Low-Z	150	250	350	Ω
Output offset voltage		Gain = 1.2 to 26 (Offset at 26 V/V) – (offset at 1.2 V/V)			200	mV .
Input noise voltage		Gain = 26, VIA/VIA are shorted		10	15	nV/√Hz
Bandwidth		Gain = 26, CL ≤ 15 pF	35			MHz
CMRR		Gain = 26, F = 5 MHz	40			dB
PSRR		Gain = 26, Fc = 5 MHz	45			dB
Single-ended output re	sistance			125	275	Ω

AGC CONTROL The input signals are AC coupled into DN/DP, CBYP = 1000 pF to VPA. CT = 10000 pF, RTS = RTD = open.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Decay current	VBYP = VPG - 2.3V, DP - DN = 0V Normal decay (ID)	-3	-5	-7	μА
	Fast decay mode (IDF)	-0.8	-1.3	-1.7	mA
Attack current	VBYP = VPG - 2.3V Normal attack (ICH) DP-DN = 0.65V	0.12	0.21	0.29	mA
	Fast attack mode (ICHF) DP-DN = 0.85V	7 • ICH	9 • ICH	11 • ICH	mA
BYP leakage current	HOLD = 0, 1.2 ≤ Gain ≤ 26	-50		50	nA
Low-Z duration	WG 1 to 0 Low-Z bit = 0	0.5	1	1.5	μs
	Low-Z bit = 1	1	2	3	μs
Fast decay duration	Low-Z bit = 0	0.5	1	1.5	μs
	Low-Z bit = 1	1	2	3	μs
LEVEL output voltage (with respect to RTD/RTS)	FIN = 6 to 18 MHz DP-DN = 0.5	0.29	0.33	0.37	V/Vp-p
	DP-DN = 1	0.60	0.67	0.74	V/Vp-p
	DP-DN = 1.5	0.88	1	1.12	V/Vp-p
LEVEL pull-down current	Vievel = VPG - 2.3V	40	60	80	μΑ

DATA COMPARATOR

The input signals are AC coupled into DP/DN.

Differential input resistance	WG = 0	6.5	9	12.5	kΩ
Single-ended input resistance	WG = 1	350	600	880	Ω
Threshold (T%) accuracy	41 < VTHDAC < 109 0.3 ≤ VLEVEL - VRTD ≤ 0.75 T% = (0.7696 • VTHDAC - 3.58)%	T% - 5		T% + 5	%

CLOCK SECTION

The input signals are AC coupled into CP/CN.

Differential input resistance		6.5	9	12.5	kΩ
Pulse pairing	Data threshold register = 196 and 63 Measured at the falling edge of RDIO Data rate = 16 Mbit/s Fc = 9 MHz, 0 dB boost VIA = 100 mVp-p @6 MHz			0.8	ns

ELECTRICAL SPECIFICATIONS (continued)

SERVO CAPTURE CHARACTERISTICS

Unless otherwise specified: a 4 MHz sine wave is AC-coupled into DP/DN inputs; STROBE and RESET durations are 1 µs; and DACP is set to "1000" with the Servo Reset bit set to "1".

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
MAXREF output voltage	ISOURCE = 1 mA	2.85	3.1	3.26	٧
MAXREF load regulation	ISOURCE = 0 - 1.7 mA			40	mV
A, B, C, D output low voltage	ISINK = 0.2 mA RESET = 0	0.14 • MAXREF	0.17 • MAXREF	0.18 • MAXREF + 0.15	V
MAXREF-A,B,C,D high voltage	ISOURCE = 0 mA, DP - DN ≤ 1 Vp-p	0			٧
A, B, C, D output resistance	ISOURCE/SINK = 0.2 mA	-		50	Ω
A, B, C, D gain	0.2 Vp-p < (DP - DN) ≤ 1.2 Vp-p	2	2.15	2.3	V/V
,	0 Vp-p ≤ (DP - DN) ≤ 0.2 Vp-p	0		2.3	V/V
Burst capture time	DP - DN = 1.2 Vp-p Output ≥ 95% of final value			1	μѕ
Burst reset time	DP - DN = 1.2 Vp-p Output ≤ 5% of final value		-	1	μs
A,B,C,D offset voltage	DP-DN = 0.6 Vp-p, RESET = 1 Offset = difference between any two channels			80	mV
RDIO pulse width	CL = 15 pF Measured at 1.5V crossing	10		15	ns
PPOL to RDIO setup time	PPOL rise/fall to RDIO fall measured @ 1.5V crossing CL ≤ 15 pF	8			ns

PROGRAMMABLE FILTER CHARACTERISTICS

Unless otherwise specified: Rx = 12.1 k Ω , Cx = 1000 pF from Rx pin to VNG. Input signals are AC-coupled into IN/ $\overline{\text{IN}}$.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Filter cutoff range	Fc @ -3 dB point Fc = 0.1485 • DACF -0.9013 Boost = 0 dB, 46 < DACF < 127	6		18	MHz
Filter cutoff accuracy	DACF = 46 and 127	-15		15	%
ON differential gain AN	F = 0.67 • Fc, boost = 0 dB DACF = 46 and 127	1.5	2	2.5	V/V
OD differential gain AD	F = 0.67 • Fc, boost = 0 dB DACF = 46 and 127	0.75 • AN		1.25 • AN	V/V
Frequency boost @ Fc	DACS = 127		13		dB
Boost accuracy	6 dB, DACF = 46, DACS = 34	-1		+1	dΒ
	6 dB, DACF = 127, DACS = 29	-1		+1	dB
	9 dB, DACF = 46, DACS = 62	-1.25		+1.25	dB
	9 dB, DACF = 127, DACS = 53	-1.25		+1.25	dB
	13 db, DACF = 46, DACS = 118	-1.5		+1.5	dB
	13 db, DACF = 127, DACS = 100	-1.5		+1.5	dB
Group delay variation	F = 0.2 Fc to Fc DACF = 46 and 127 Boost = 0 and 3 dB	-2		2	%
	F = Fc to 1.75 Fc DACF = 46 and 127 Boost = 3 dB	-3		3	%
OD output THD @ 1 Vp-p	F = 0.67 Fc, DACF = 46 and 127			1.5%	Vp-p
Differential input resistance	WG = 0	5	6.5	8	kΩ
	WG = 1	100	300	600	Ω
Single-ended input resistance	WG = 1	600	950	1300	Ω
Single-ended output resistance			100	200	Ω
Output sink current		0.5			mA
Differential output offset	@ ON/ON, DACF = 46 and 127 (offset at 127) - (offset at 46)			200	mV
Output noise voltage ON/ON output	BW = 100 MHz, Rs = 50Ω DACF = 127, boost = 0 dB		2.2	3.3	mV Rms
ON/ON output	DACF = 127, boost = 13 dB		3.2	4.8	mV Rms
OD/OD output	DACF = 127, boost = 0 dB		3.8	5.7	mV Rms
OD/OD output	DACF = 127, boost = 13 dB		6.9	10.4	mV Rms

ELECTRICAL SPECIFICATIONS (continued)

TIME BASE GENERATOR CHARACTERISTICS

Unless otherwise specified: RR = 12.1 k Ω . Loop filter values are R = 453 Ω , C1 = 0.47 μ F, and C2 = 0.047 μ F. Clock source is AC coupled into FREF, 1.5 \leq VFREF \leq 2.0 Vp-p.

PARAMETER		CONDITION	MIN	NOM	MAX	UNIT
FREF input range		TRISE/TFALL ≤ 5 ns	8		20	MHz
FREF input low time			20			ns
FREF input high time			20			ns
M counter range			2		255	
N counter range			2	-	127	
Output frequency		FREF = 20 MHz			75	MHz
Output jitter (RRC)		≥ 10K samples, IDLE mode			200	psec(RMS)
VCO center frequency	FTBG	TFLT - TFLT = 0V FTBG = [12.5/(RR + 0.4)] • [(0.614 • IDAC) + 3.84] MHz	0.85 • TBG		1.15 • TBG	MHz
VCO dynamic range		-2V ≤ TFLT - TFLT ≤ +2V	±25		±45	%
VCO control gain	KVÇO	ωi = 2π • FVCO -1.0V ≤ TFLT - TFLT ≤ +1.0V	0.12 ωί	0.175 ωί	0.24 ωί	rad/(V-S)
Phase detector gain	KD	KD = [12.5/(RR + 0.4)] • [0.633 • IDAC + 0.92] PDCR D1 = 1, KD = 1x PDCR D1 = 0, KD = 3x	0.83 • KD		1.17 • KD	μA/rad
KVCO • KD product accura	асу		-28		+28	%

DATA SEPARATOR CHARACTERISTICS

Unless otherwise specified, RR = 12.1 k Ω . Loop filter components are R = 1.82 k Ω , C1 = 270 pF, and C2 = 27 pF. Data Rate = 48 Mbit/s.

READ MODE

PARAMETER		CONDITION	MIN	NOM	MAX	UNIT
Read clock rise time	TRRC	0.8 to 2.0V, CL ≤ 15 pF			5	ns
Read clock fall time	TFRC	2.0 to 0.8V, CL ≤ 15 pF	-		5	ns
RRC duty cycle	TRD	1.5V - 1.5V, CL ≤ 15 pF	48		68	%
NRZ set-up/hold	TNS/TNH		8			ns
NRZ propagation dela	y TPNRZ		-5		7	ns
Phase Window Cente	ring	At 16 and 48 Mbit/s Difference between early, late phase reversal points / phase window	-20		+20	%

WRITE MODE

WD rise time TRWD (32P4742)	0.8 to 2V CL ≤ 15 pF		5	ns
WD fall time TFWD (32P4742)	2 to 0.8V CL ≤ 15 pF		5	ns
WD/WD rise time TRWD (32P4742A)	VPA-1.6V to VPA-1V CL ≤ 15 pF		5	ns
WD fall time TFWD (32P4742A)	VPA-1V to VPA-1.6V CL ≤ 15 pF		5	ns
WD jitter (32P4742A) WD/WD jitter (32P4742A)	WD out = fixed 2T pattern at 16 MBit/s		1000	ps (RMS)
	at 48 MBit/s		500	ps (RMS)
Required WCLK rise time TRWC	0.8 to 2V		10	ns
Required WCLK fall time TFWC	2 to 0.8V		8	ns
NRZ set-up time TSNRZ		5		ns
NRZ hold time THNRZ		5		ns
WD pulse width TWD WD/WD pulse width (32P4742A)	Without precomp, TW = 1/FTBG CL ≤ 15 pF	0.82 • TW	1.18 • TW	ns
Write Precomp magnitude accuracy	TPCO = 0.054/FTBG for late pc TPCO = 0.04/FTBG for early pc TPC = $n \cdot TPCO$ $0 \le n \le 7$	0.8 • TPC - 1	1.2 • TPC + 1	ns

ELECTRICAL SPECIFICATIONS (continued)

DATA SYNCHRONIZATION

Unless otherwise specified: RR = 12.1 k Ω . Loop filter values are R = 1.82 k Ω , C1 = 270 pF, and C2 = 27 pF. Clock source is AC coupled into FREF, 1.5 \leq VFREF \leq 2.0 Vp-p.

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
VCO center frequency FVCO	DFLT - DFLT = 0 V FVCO = [12.5/(RR+0.4)] • [(0.614 • IDAC) + 3.84] MHz	0.85 • FVCO		1.15 • FVCO	MHz
VCO dynamic range	-2V ≤ DFLT - DFLT ≤ +2V at 72 MHz	±25		±45	%
VCO control gain KVCO	ωi = 2π/TVCO -1V ≤ DFLT- DFLT ≤ +1V at 72 MHz	0.12 ωί	0.175 ωί	0.24 ωί	rad/(V-S)
Phase detector gain KD	KD = [12.5/(RR + 0.4)] • [0.633 • IDAC + 0.92] RG = 1, gain shift: KD = 1x RG = 1, no gain shift: KD = 3x RG = 0: KD = 1x	0.83 • KD		1.17 • KD	μA/rad
KVCO • KD product accuracy		-28		+28	%
VCO phase restart error		-3		+3	ns
Decode window center accuracy	Based on 50% error points at 48 Mbit/s	-1.5		1.5	ns
Decode window loss	Based on 15% and 85% error rate Data rate = 48 Mbit/s	-0.75		0.75	ns
Decode window shift magnitude accuracy	TWSO = $0.023/FVCO$ TWS = $n \cdot TWSO$ $0 \le n \le 15$ for early shifts $0 \le n \le 9$ for late shifts	0.8 • TWS - 1		1.2 • TWS + 1	ns
Decode window skew		-1		1	ns

WINDOW SHIFT CONTROL

Window shift magnitude is set by the value in the Window Shift (WS) register. The WS register bits are as follows:

BIT	NAME	FUNCTION
0	WSO	
1	WS1	
2	WS2	
3	WS3	
4	WSD	Window shift direction. 0 = early, 1 = late
5	WSE	Window shift enable
6	TDAC0	Used to route signals to DAC test point
7	TDAC1	Used to route signals to DAC test point

The window shift magnitude is set as a percentage of the decode window, in 2.3% steps. Window shift should be set during non-read mode.

WS3	WS2	WS1	WS0	SHIFT MAGNITUDE
1	1	1	1	No shift
1	1	1	0	2.3% (minimum shift)
1	1	0	1	4.6%
1	1	0	0	6.9%
1	0	1	1	9.2%
1	0	1	0	11.5%
1	0	0	1	13.8%
1	0	0	0	16.1%
0	1	1	1	18.4%
0	1	1	0	20.7%
0	1	0	1	23%
0	1	0	0	25.3%
0	0	1	1	27.6%
0	0	1	0	29.9%
0	0	0	1	32.2%
0	0	0	0	34.5% (maximum shift)

ELECTRICAL SPECIFICATIONS (continued)

WRITE PRECOMP CONTROL

Write precomp magnitude is set by the value in the Write precomp (WP) register. The WP register bits are as follows:

BIT	NAME	FUNCTION	BIT	NAME	FUNCTION
0	WEO	Early bit 0	4	WLO	Late bit 0
1	WE1	Early bit 1	5	WL1	Late bit 1
2	WE2	Early bit 2	6	WL2	Late bit 2
3	WPE	Write precomp enable			

The write precomp magnitude is calculated as:

TPC = n • 0.04/FTBG for early precomp

TPC = n • 0.054/FTBG for late precomp

where n = precomp magnitude scaling factor as shown below. TTBG is the period of the reference frequency provided by the internal time base generator.

W2	W1	WÖ	PRECOMP MAGNITUDE SCALING FACTOR
1	1	1	No precomp
1	1	0	1X
1	0	1	2X
1	0	0	3X
0	1	1	4X
0	1	0	5X
0	0	1	6X
0	0	0	7X (maximum)

BIT N-2	BIT N-1	BIT N	BIT N+1	BIT N+2	BIT N COMPENSATION
1	0	1	0	1	None
0	0	1	0	0	None
1	0	1	0	0	Early
0	0	1	0	1	Late

Late = Bit N is time shifted toward the N+1 bit by the programmed magnitude Early = Bit N is time shifted toward the N-1 bit by the programmed magnitude

TABLE 5: 1,7 RLL ENCODE TABLE (X = Don't care)

	NRZ	DATA		ENCO	DED WRIT	TE DAT	A	
Present	Bits	Next Bits	Previous		Present			
NRZ1	NRZ0	NRZ1	NRZ0'	Y3	Y1	Y2	Y3	
0	0	0	X	X	0	0	1	
0	0	1	X	0	0	0	0	
0	0	1	X	1	0	1	0	
1	0	0	X	X	1	0	1	
1	0	1	X	X	0	1	0	
0	1	0	0	0	0	0	1	
0	1	0	0	1	0	1	0	
0	1	1	0	X	0	0	0	
0	1	0	1	0	0	0	1	
0	1	0	1	1	0	0	0	
0	1	1	1	X	0	0	0	
1	1	0	0	0	0	1	0	
1	1	1	0	0	1	0	0	
1	1	0	1	0	1	0	0	
1	1	1	1	0	1	0	0	

TABLE 6: 1,7 RLL DECODE TABLE (X = Don't care)

	ENCODED READ DATA					DEC	ODED DATA		
Previo	ous	Presen	t	Next					<u>'</u>
Y2'	A3.	Y1	Y2	Y3	Y1	Y2	NRZ1	NRZ	}
0	0	0	0	0	X	X	0	1	
1	0	0	0	0	X	X	0	0	
0	1	0	0	0	Х	X	0	1	
Χ	X	1	0	0	X	Χ	1	1	
X	0	0	1	0	0	0	1		
X	0	0	1	0	1	0	1	0	
X	0	0	1	0	0	1	1	0	
Х	1	0	1	0	0	0	0	1	
Χ	1	0	1	0	1	0	0	0	
X	1	0	1	0	0	1	0	0	
0	0	0	0	1	X	X	0	1	
1	0	0	0	1	X	X	0	0	
0	1	0	0	1	X	X	0	0	(Preamble)
X	X	1	0	1	Х	X	1	0	

ELECTRICAL SPECIFICATIONS (continued)

TABLE 7: CLOCK SOURCE AND FREQUENCY VS. MODE

WG	RG	VCO REF	RCLK	DECODE CLOCK	ENCODE CLOCK	MODE
0	0	Fout	2Fоит/3	Four	Fout	IDLE
0	1	DRD	2VCO/3	vco	Fout	READ
1	0	Four	2 Fоυт/ 3	Fout	Four	WRITE

NOTE 1: Until the VCO locks to the new source, the VCO entries will be Four.

NOTE 2: Until the VCO locks to the new source, the 2VCO/3 entries will be 2Fout/3.

TABLE 8: MULTIPLEXED TEST POINT SIGNAL SELECTION

MTPEn	TMS1	TMS0	MTP1	MTP2	MTP3
0	х	х	OFF	OFF	OFF
1	0	0	VCOREF	DSIN	SRD
1	0	1	RD	DOUT	DSREF
1	1	0	PDQ	PUQ	SRD
1	1	1	SET	RESET	NCTR

DOUT = Output of the pulse qualifier data comparators

DSIN = Input to the data synchronizer phase detector

DSREF = Output of the time base generator

NCTR = N counter output of the time base generator

PDQ = Data separator phase detector pump down edge

PUQ = Data separator phase detector pump up edge (inverted)


RD = Read data output from the pulse qualifier

RESET = Output of the negative threshold comparator

SET = Output of the positive threshold comparator

SRD = Synchronized read data

VCOREF = Data separator VCO reference clock



When the PWRON pin is LOW ("0") the Power Down Control Register is active. All blocks that have their control bit set to "1" will be powered down. When the PWRON pin is HIGH ("1") the device goes into a sleep mode with all blocks powered down except the serial port. **=**

When the threshold DAC reference is switched, there is a maximum settling time of 1.5 µs for the DAC. 2

FIGURE 20: Power Control Timing






FIGURE 21(a): 32P4742/32P4742A Application Diagram



4-57

PACKAGE PIN DESIGNATIONS (Top View)

CAUTION: Use handling procedures necessary for a static sensitive component.



32P4742 64-Lead TQFP


1

SSI 32P4742/4742A Read Channel with 1,7 ENDEC, 4-burst Servo

PACKAGE PIN DESIGNATIONS

(Top View)

CAUTION: Use handling procedures necessary for a static sensitive component.



32P4742A 64-Lead TQFP

ORDERING INFORMATION

02/01/96 - rev.

PART	DESCRIPTION	ORDER NUMBER	PACKAGE MARK
SSI 32P4742	64-Lead TQFP	32P4742-CGT	32P4742-CGT
SSI 32P4742A	64-Lead TQFP	32P4742A-CGT	32P4742A-CGT

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680-7022 (714) 573-6000, FAX (714) 573-6914