


SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS


SCBS173L – NOVEMBER 1991 – REVISED JUNE 2001

- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) \bar{B} Port
- Open-Collector \bar{B} -Port Outputs Sink 100 mA
- High-Impedance State During Power Up and Power Down
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion or Withdrawal
- \bar{B} -Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage

SN54FB2040 . . . WD PACKAGE
(TOP VIEW)



SN74FB2040 . . . RC PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173L – NOVEMBER 1991 – REVISED JUNE 2001

description

The 'FB2040 devices are 8-bit transceivers designed to translate signals between TTL and backplane transceiver logic (BTL) environments.

The \bar{B} port operates at BTL-signal levels. The open-collector \bar{B} ports are specified to sink 100 mA. Two output enables (OEB and \overline{OEB}) are provided for the \bar{B} outputs. When OEB is high and \overline{OEB} is low, the \bar{B} port is active and reflects the inverse of the data present at the A-input pins. When OEB is low, \overline{OEB} is high, or V_{CC} is less than 2.1 V, the \bar{B} port is turned off.

The A port operates at TTL-signal levels and has separate input and output pins. The A outputs reflect the inverse of the data at the \bar{B} port when the A-port output enable (OEA) is high. When OEA is low or when V_{CC} is less than 2.1 V, the A outputs are in the high-impedance state.

Pins are allocated for the four-wire IEEE Std 1149.1 (JTAG) test bus, although currently there are no plans to release a JTAG-featured version. TMS and TCK are not connected, and TDI is shorted to TDO.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.

ORDERING INFORMATION


T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	QFP – RC	Tube	SN74FB2040RC	FB2040
–55°C to 125°C	CFP – WD	Tube	SNJ54FB2040WD	SNJ54FB2040WD

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

INPUTS			FUNCTION
OEB	\overline{OEB}	OEA	
L	X	L	Isolation
X	H	L	
L	X	H	\bar{B} data to AO bus
X	H	H	
H	L	L	\bar{A} data to B bus
H	L	H	\bar{A} data to B bus, \bar{B} data to AO bus

functional block diagram



Pin numbers shown are for the RC package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I : Except \bar{B} port	-1.2 V to 7 V
\bar{B} port	-1.2 V to 3.5 V
Voltage range applied to any \bar{B} output in the disabled or power-off state, V_O	-0.5 V to 3.5 V
Voltage range applied to any output in the high state, V_O : A port	-0.5 V to V_{CC}
Input clamp current, I_{IK} : Except \bar{B} port	-40 mA
\bar{B} port	-18 mA
Current applied to any single output in the low state, I_O : A port	48 mA
\bar{B} port	200 mA
Package thermal impedance, θ_{JA} (see Note 1)	44°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173L – NOVEMBER 1991 – REVISED JUNE 2001

recommended operating conditions (see Note 2)

		SN54FB2040			SN74FB2040			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} , BIAS V_{CC} , BG V_{CC}	Supply voltage	4.75	5	5.25	4.5	5	5.5	V
V_{IH}	High-level input voltage	\bar{B} port	1.62*	2.3*	1.62	2.3		V
		Except \bar{B} port	2		2			
V_{IL}	Low-level input voltage	\bar{B} port	0.75*	1.47*	0.75	1.47		V
		Except \bar{B} port		0.8		0.8		
I_{IK}	Input clamp current			-18		-18		mA
I_{OH}	High-level output current			-3		-3		mA
I_{OL}	Low-level output current	AO port		24		24		mA
		\bar{B} port		100		100		
T_A	Operating free-air temperature	-55		125	0	70		°C

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

NOTE 2: To ensure proper device operation, all unused inputs must be terminated as follows: A and control inputs to V_{CC} (5 V) or GND, and B inputs to GND only. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173L – NOVEMBER 1991 – REVISED JUNE 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54FB2040		SN74FB2040		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
V _{IK}	B port	V _{CC} = 4.75 V, I _I = -18 mA		-1.2				V	
		V _{CC} = 4.5 V, I _I = -18 mA				-1.2			
	Except B port	V _{CC} = 4.75 V, I _I = -40 mA		-1.2					
		V _{CC} = 4.5 V, I _I = -40 mA				-0.5			
V _{OH}	AO port	V _{CC} = 4.75 V	I _{OH} = -1 mA	3.2				V	
			I _{OH} = -3 mA	2.5	3.3				
		V _{CC} = 4.5 V, I _{OH} = -3 mA			2.5	3.3			
V _{OL}	AO port	V _{CC} = 4.75 V	I _{OL} = 20 mA	0.09				V	
			I _{OL} = 24 mA	0.35	0.5				
	B port	V _{CC} = 4.5 V, I _{OL} = 24 mA			0.35	0.5			
		V _{CC} = 4.75 V, I _{OL} = 80 mA	0.7		1.1				
		V _{CC} = 4.5 V, I _{OL} = 80 mA			0.75	1.1			
		V _{CC} = 4.75 V, I _{OL} = 100 mA	1.2						
		V _{CC} = 4.5 V, I _{OL} = 100 mA					1.15		
I _I	Except B port	V _{CC} = 5.25 V, V _I = 5.25 V	50				μA		
		V _{CC} = 5.5 V, V _I = 5.5 V			50				
I _{IH} ‡	Except B port	V _{CC} = 5.25 V, V _I = 2.7 V	50				μA		
		V _{CC} = 5.5 V, V _I = 2.7 V			50				
I _{IL} ‡	Except B port	V _{CC} = 5.25 V, V _I = 0.5 V	-50				μA		
		V _{CC} = 5.5 V, V _I = 0.5 V			-50				
	B port	V _{CC} = 5.25 V, V _I = 0.75 V	-100						
		V _{CC} = 5.5 V, V _I = 0.75 V			-100				
I _{OH}	B port	V _{CC} = 0 to 5.25 V, V _O = 2.1 V	100				μA		
		V _{CC} = 0 to 5.5 V, V _O = 2.1 V			100				
I _{OZH}	AO port	V _{CC} = 5.25 V, V _O = 2.7 V	50				μA		
		V _{CC} = 5.5 V, V _O = 2.7 V			50				
I _{OZL}	AO port	V _{CC} = 5.25 V, V _O = 0.5 V	-50				μA		
		V _{CC} = 5.5 V, V _O = 0.5 V			-50				
I _{OZPU}	A port	V _{CC} = 0 to 2.1 V, V _O = 0.5 V to 2.7 V	50		50		μA		
I _{OZPD}	A port	V _{CC} = 2.1 V to 0, V _O = 0.5 V to 2.7 V	-50		-50		μA		
I _{OS} §	AO port	V _{CC} = 5.25 V, V _O = 0	-30	-170			mA		
		V _{CC} = 5.5 V, V _O = 0			-30	-180			

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.



SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173L – NOVEMBER 1991 – REVISED JUNE 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS	SN54FB2040		SN74FB2040		UNIT
			MIN	TYP†	MAX	MIN	
I _{CC}	AI port to \bar{B} port	V _{CC} = 5.25 V, I _O = 0	25	40			mA
	\bar{B} port to AO port		60	70			
	AI port to \bar{B} port	V _{CC} = 5.5 V, I _O = 0			40		
	\bar{B} port to AO port				70		
C _i	AI port	V _I = V _{CC} or GND		9.9*	3.5		pF
	Control inputs			9.9*	3		
C _o	AO port	V _O = V _{CC} or GND		14.7*	6		pF
C _{io}	\bar{B} port per IEEE Std 1194.1-1991	V _{CC} = 0 to 4.75 V		8**			pF
		V _{CC} = 0 to 4.5 V				5	
		V _{CC} = 4.75 V to 5.25 V		9**			
		V _{CC} = 4.5 V to 5.5 V				5	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

** On products compliant to MIL-PRF-38535, this parameter is not production tested and does not meet IEEE Std 1194.1-1991.

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

live-insertion specifications over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	SN54FB2040		SN74FB2040		UNIT	
		MIN	MAX	MIN	MAX		
I _{CC} (BIAS V _{CC})	V _{CC} = 0 to 4.75 V, V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.75 V to 5.25 V	450				μA	
	V _{CC} = 0 to 4.5 V, V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V			450			
	V _{CC} = 4.75 to 5.25 V, V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.75 V to 5.25 V	10					
	V _{CC} = 4.5 to 5.5 V, V _B = 0 to 2 V, V _I (BIAS V _{CC}) = 4.5 V to 5.5 V				10		
V _O	\bar{B} port	V _{CC} = 0, V _I (BIAS V _{CC}) = 5 V	1.62	2.1	1.62	2.1	V
I _O	\bar{B} port	V _{CC} = 0, V _B = 1 V		-30			μA
		V _I (BIAS V _{CC}) = 4.75 V to 5.25 V				-1	
	V _I (BIAS V _{CC}) = 4.5 V to 5.5 V						
	V _{CC} = 0 to 5.25 V, OEB = 0 to 0.8 V	100					
	V _{CC} = 0 to 5.5 V, OEB = 0 to 0.8 V				100		
	V _{CC} = 0 to 2.2 V, OEB = 0 to 5 V	100			100		



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173L – NOVEMBER 1991 – REVISED JUNE 2001

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54FB2040					SN74FB2040					UNIT
			V _{CC} = 5 V, T _A = 25°C			MIN	MAX	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	
			MIN	TYP	MAX			MIN	TYP	MAX			
t _{PLH}	AI	\overline{B}	2.5	4.5	6	0.5	8.5	3.2	4.5	6	2.4	6.5	ns
t _{PHL}			1.8	4.2	5.8	0.4	8.5	2.8	4.2	5.6	2.7	5.8	
t _{PLH}	\overline{B}	AO	1.5	3.8	5.7	0.4	8	2.3	3.8	5.7	1.9	6.2	ns
t _{PHL}			2.3	4.2	5.9	0.8	18	2.3	4.2	5.9	2	8.2	
t _{PLH}	OEB	\overline{B}	3.3	5.1	6.7	0.5	9.9	3.7	5.1	6.7	3	7	ns
t _{PHL}			3.1	4.6	6.2	0.4	9.5	3.1	4.6	5.9	3	6.1	
t _{PLH}	\overline{OEB}	\overline{B}	3.2	5.2	6.8	1.3	9.5	3.6	5.2	6.8	3.3	7	ns
t _{PHL}			2.9	4.4	6	0.2	9.8	2.9	4.4	5.9	2.6	6.1	
t _{PZH}	OEA	AO	1.7	4	5.5	1.2	8	2.5	4	5.5	2.1	5.8	ns
t _{PZL}			1.5	3.6	5.1	0.8	7.5	2.1	3.6	4.8	2	5	
t _{PHZ}	OEA	AO	1.8	4.1	5.9	1	8.2	2.3	4.1	5.9	1.9	6.5	ns
t _{PLZ}			1	3.1	4.7	0.4	7.2	1.6	3.1	4.5	1.4	4.7	
t _{sk(p)}	Skew for any single channel t _{PHL} - t _{PLH} , AI to \overline{B} or \overline{B} to AO		0.5					0.5					ns
t _{sk(o)}	Skew between drivers in the same package, AI to \overline{B} or \overline{B} to AO		0.4*					0.4					ns
t _r	Rise time, 1.3 V to 1.8 V, \overline{B} port		0.2	2.8	3.8	0.2	4.5	2	2.8	3.8	1.7		ns
t _f	Fall time, 1.8 V to 1.3 V, \overline{B} port		1	1.9	3	0.9	4.0	1	1.9	3	1	4.2	ns
\overline{B} -port input pulse rejection											1	3.4	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.


SN54FB2040, SN74FB2040 8-BIT TTL/BTL TRANSCEIVERS

SCBS173L – NOVEMBER 1991 – REVISED JUNE 2001



PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR A OUTPUTS



LOAD CIRCUIT FOR B OUTPUTS



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	Open



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: TTL inputs: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns; BTL inputs: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: [Standard Terms and Conditions of Sale for Semiconductor Products](http://www.ti.com/sc/docs/stdterms.htm). www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265