

General Description

The MAX550B serial, 8-bit, voltage-output, digital-toanalog converter (DAC) operates on a single +2.5V to +5.5V supply. Its ±1LSB TUE specification is guaranteed over temperature. Operating current (supply current plus reference current) is typically 75µA with VDD = 2.5V and less than 1µA in shutdown mode. The reference input is disconnected from the REF pin during shutdown.

The serial interface operates at clock rates up to 10MHz and is compatible with 3-wire SPI™, QSPI™, and Microwire™ interface standards.

The MAX550B's ultra-low power consumption and small µMAX package make it ideal for portable and batterypowered applications.

Applications

VCXO Control Comparator Level Settings GaAs Amp Bias Control Digital Gain and Offset Control

Features


- ♦ +2.5V to +5.5V Single-Supply Operation
- ♦ ±1LSB (max) TUE
- ♦ Low 75µA Operating Current (Vpp = +2.5V)
- ♦ 1µA Shutdown Mode
- ♦ µMAX Package—50% Smaller than 8-Pin SO
- ♦ 10MHz. 3-Wire Serial Interface
- ♦ Internal Power-On Reset Clears All Registers to Zero

Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE
MAX550BCPA	0°C to +70°C	8 Plastic DIP
MAX550BCUA	0°C to +70°C	8 µMAX
MAX550BC/D	0°C to +70°C	Dice*
MAX550BEPA	-40°C to +85°C	8 Plastic DIP
MAX550BEUA	-40°C to +85°C	8 µMAX

^{*}Dice are specified at T_A = +25°C, DC parameters only.

Functional Diagram



Pin Configuration



SPI and QSPI are registered trademarks of Motorola, Inc. Microwire is a registered trademark of National Semiconductor Corp.

MIXLM

Maxim Integrated Products 9-115

ABSOLUTE MAXIMUM RATINGS

VDD1, VDD2, SCLK, DIN, CS, OUT to GND0.3V to +6V	
REF0.3V to (V _{DD} + 0.3V)	
Maximum Current (any pin)50mA	
Continuous Power Dissipation (TA = +70°C)	
Plastic DIP (derate 9.1mW/°C above +70°C)727mW	
uMAX (derate 4.1mW/°C above +70°C)	

Operating Temperature Ranges	
MAX550BBC_A	0°C to +70°C
MAX550BBE_A	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(VDD1 = VDD2 = +2.5V to +5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)

PARAMETER	SYMBOL		COND	ITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE	•							
Resolution	N			<u> </u>	8			Bits
Differential Nonlinearity	DNL	Guaranteed	MAX	550BBC_A/MAX550BBE			±0.9	LSB
Differential Normineanty	DINL	monotonic	MAX	550BBEUA (Note 1)			±0.9	L2B
Total Unadjusted Error	TUE		MAX	550BBC_A/MAX550BBE			±1	LSB
rotal unaujusteu Elloi	100		MAX	550BBEUA (Note 1)			±1	LSB
Zero-Code Error	ZCE	T _A = +25°C					±1	LSB
Full-Scale Error	FSE					•	±1	LSB
REFERENCE INPUT								
Reference Input Voltage	VREF	For specified p	ance	2.5		VDD	٧	
Reference Input Resistance (Note 2)	RREF	DAC code = 5	5 hex			32	_	kΩ
Reference Input Current	lean-	DAC and E	·	VDD_ = VREF = 5.5V		160	275	
(Note 3)	IREF	DAC code = 5	o nex	VDD_ = VREF = 2.5V		75	125	μA
DAC OUTPUT (OUT)								
DAC Output Voltage Swing		_			0		VREF	٧
DAC Output Resistance	Rout					32		kΩ
DIGITAL INPUTS (CS, SCLK,	DIN)		-					
Input High Voltage	ViH				0.7V _{DD} _			V
Input Low Voltage	VIL						0.3V _{DD} _	٧
Input Current	liN	VIN = OV or VC	D_				±1	μA
Input Capacitance (Note 4)	CiN						10	ρF

50B

Low-Power, +2.5V to +5.5V, 8-Bit Voltage-Output DAC in µMAX

ELECTRICAL CHARACTERISTICS (continued)

(VDD1 = VDD2 = +2.5V to +5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)

PARAMETER	SYMBOL	·	CONDITIONS	MIN	TYP	MAX	UNITS	
DYNAMIC PERFORMANCE								
Digital Feedthrough and Crosstalk		CS = high, all	digital inputs from 0V to VDD_	50			nV-sec	
Voltage-Output Settling Time		To ±1/2LSB,	C _L = 20pF		4		μs	
Walter a Outro & Class Bata	SR	C _L = 20pF	V _{DD} _ = 2.5V		1.4		V/µs	
Voltage-Output Slew Rate	on .	CL = 20pr	V _{DD} _ = 5.5V		ν/μδ			
Wake-Up Time		CLOAD = 20p	F		4		μs	
POWER SUPPLIES								
Supply Voltage Range	V _{DD} _	Output unload	ded, all inputs = GND or V _{DD}	2.5		5.5	V	
Supply Current	IDD1 + IDD2	V _{DD} _ = 5.5V, all inputs = G	output unloaded, ND or V _{DD} _		0.3	10	μA	
Shutdown Current	<u> </u>	Shutdown mo		μA				

Note 1: 0°C to -40°C testing guaranteed by design using six sigma design limits.

Note 2: Worst-case input resistance at REF occurs at DAC code 55 hex.

Note 3: Worst-case reference input current occurs at DAC code 55 hex.

Note 4: Guaranteed by design. Not production tested.

TIMING CHARACTERISTICS (Note 5)


 $(V_{DD1} = V_{DD2} = +2.5V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Digital inputs switching from 0V to } V_{DD_{-}})$


PARAMETER	SYMBOL	CONDITIONS	MIN TYP MAX	UNITS
SCLK Pulse Width High	tcH		40	ns
SCLK Pulse Width Low	tcL		40	ns
DIN to SCLK High Setup	tps		30	ns
		V _{DD} _ = 2.5V	0	ns
DIN to SCLK High Hold	tDH	V _{DD} _ = 5.5V	10	7 "
CS Low to SCLK High Setup	tcsso		30	ns
CS High to SCLK High Setup	tCSS1		30	ns
SCLK High to CS Low Hold	tcsHo		20	ns
		V _{DD} _ = 2.5V	10	ns
Delay, SCLK High to CS High	tCSH1	V _{DD} _ = 5.5V	20	115
CS Pulse Width High	tcsw		40	ns
SCLK Period	tCP		80	ns
V _{DD} _ High to CS Low		Power-on reset delay	5	μs


Note 5: Guaranteed by design. Not production tested.


Typical Operating Characteristics

 $(V_{DD1} = V_{DD2} = 2.5V, V_{REF} = V_{DD}, R_L = 1M\Omega, C_L = 15pF, T_A = +25^{\circ}C, unless otherwise noted.)$











Typical Operating Characteristics (continued)


 $(V_{DD1} = V_{DD2} = 2.5V, V_{REF} = V_{DD}, R_L = 1M\Omega, C_L = 15pF, T_A = +25^{\circ}C, unless otherwise noted.)$

DIGITAL FEEDTHROUGH VREF = 2.5V SCLK, 5V/div OUT, 50mV/div

200ns/div







9

Pin D	escri	ption
-------	-------	-------

PIN	NAME	FUNCTION						
1	GND	Ground						
2	OUT	DAC Output Voltage						
3	CS	Chip-Select Input. A logic low on $\overline{\text{CS}}$ enables serial data to be clocked into the input shift register. Programming commands are executed at $\overline{\text{CS}}$'s rising edge.						
4	DIN	Serial Data Input. Data is clocked into the 16-bit input shift register on SCLK's rising edge.						
5	SCLK	Serial Clock Input. Data is clocked in on SCLK's rising edge.						
6	V _{DD2}	Connect to V _{DD1}						
7	REF	External Reference Voltage Input for DAC (2.5V to VDD_)						
8	V _{DD1}	Positive Power Supply (+2.5V to +5.5V)						




Figure 1. DAC Simplified Circuit Diagram

_Detailed Description

Analog Section

The MAX550B is an 8-bit, voltage-output digital-to-analog converter (DAC). The DAC consists of an R-2R ladder network that converts 8-bit digital inputs into equivalent analog output voltages in proportion to the applied reference voltage (Figure 1). The MAX550B's output is unbuffered and has a typical output resistance of $32k\Omega$. The power-supply range is from +2.5V to +5.5V.

Reference Input

The voltage applied at REF sets the full-scale output for the DAC and may range from 2.5V to V_{DD} . The REF input resistance is code-dependent, with the lowest value (typically $32k\Omega$) occurring when the DAC register is loaded with a code of 01010101 (55 hex). To minimize INL errors, the reference voltage source should have less than 6Ω output impedance.




Figure 2. Serial-Interface Timing Diagram

DAC Output

The MAX550B's output is unbuffered; it connects directly to the R-2R ladder. This configuration minimizes power consumption and reduces offset errors. For highest accuracy, apply high resistive loads (1M Ω and up). Lower resistive loads can be driven, but output loading increases full-scale error. The magnitude of the expected error is the ratio of the DAC output resistance to the DC load resistance at the output.

Typically, an energy pulse is coupled into the DAC output on the rising edge of \overline{CS} . Since the MAX550B's output is unbuffered (connected directly to the R-2R ladder), connecting a small capacitor (200pF to 1000pF) from the output to ground creates a lowpass filter that effectively suppresses the pulse for sensitive applications (see Output Glitch Filtering graph in the *Typical Operating Characteristics*).

Shutdown Mode

When the MAX550B is in shutdown mode, REF becomes high impedance. The supply current is unchanged, but the REF input current decreases to less than 1μ A. This allows the system reference to remain active with minimal power consumption.

When exiting shutdown mode, the output recovery time is equivalent to the DAC settling time.

Serial Interface

The MAX550B interface is compatible with 3-wire SPITM, QSPITM, and MicrowireTM microprocessor (µP) interface standards. An active-low chip select (CS) enables the input shift register to receive data from the serial input, DIN (Figure 2). Data is clocked into the input shift register

on rising edges of the serial clock signal (SCLK). The clock frequency can be as high as 10MHz.

When writing to the DAC, transmit data MSB first in one 16-bit word or two 8-bit bytes. The write cycle can be segmented when \overline{CS} is kept active (low) to allow two 8-bit-wide transfers. After clocking all 16 bits into the input shift register, a rising edge on \overline{CS} programs the DAC. The DAC output reflects the data stored in the DAC register. Figure 3 gives detailed timing information.

Initialization

The MAX550B has an internal power-on reset. At power-up, all internal registers are reset to zero; therefore, an initialization write is not necessary.

Serial Input Data Format and Control Codes

The control byte programs the DAC (Table 1). Table 2 lists the MAX550B's serial-input command format. The 16-bit input word consists of an 8-bit control byte and an 8-bit data byte. The 8-bit control byte is not decoded internally; every control bit performs one function. Data is clocked in starting with unassigned bit 1 (UB1), followed by the remaining control bits and the DAC data byte. The LSB (D0) of the data byte is the last bit clocked into the input shift register (Figure 2).

Table 3 is an example of a 16-bit word. It performs the following functions:

- 1) Load 80 hex (128 decimal) into the DAC register.
- 2) Update the DAC output on CS's rising edge.

Table 4 shows how to calculate the output voltage based on the input code.




Figure 3. Detailed Serial-Interface Timing Diagram

Table 1. Control-Byte/Input-Word Bit Definitions

	UB1*	Х	Unassigned Bit 1					
	UB2	X	Unassigned Bit 2					
1	UB3	Х	Unassigned Bit 3					
	C2	0	Power-Up Mode					
	C2	1	Power-Down Mode					
Control	C1	0	DAC Register Load Operation Disabled					
Byte	C1	1	DAC Register Load Operation Enabled					
	C0	0	DAC Output Updated on Rising Edge of CS					
	C0	1	Unassigned Operation					
	AB1	0	Assigned Bit 1					
1 _	AB2	1	Assigned Bit 2					
	D7	Х	DAC Data Bit 7 (MSB)					
	D6	X	DAC Data Bit 6					
	D5	X	DAC Data Bit 5					
Data	D4	Х	DAC Data Bit 4					
Byte	D3	Х	DAC Data Bit 3					
	D2	Х	DAC Data Bit 2					
	D1	Х	DAC Data Bit 1					
	D0**	Х	DAC Data Bit 0 (LSB)					

X = Don't care

*Clocked in first **Clocked in last

Microprocessor Interfacing

The MAX550B serial interface is compatible with Microwire, SPI, and QSPI interface standards. For SPI, clear the CPOL and CPHA bits (CPOL = 0 and CPHA = 0). CPOL = 0 sets the idle clock state to zero and CPHA = 0 changes data at SCLK's falling edge. This setting allows SPI to run at full clock speeds (1.5MHz). If a serial port is not available on your μP , three bits of a parallel port can be used to emulate a serial port by bit manipulation. Minimize digital feedthrough at the DAC output by operating the serial clock only when necessary.

-Applications Information

Power-Supply and Ground Considerations

Connect GND to the highest-quality ground available. Bypass VDD with a 0.1µF to 0.22µF capacitor to GND. The reference input can be used without bypassing. However, for optimum line/load-transient response and noise performance, bypass the reference input with a 0.1µF to 4.7µF capacitor to GND.

Careful PC board layout minimizes crosstalk between the DAC output, the reference, and the digital inputs. Separate analog traces by running ground traces between them. Make sure high-frequency digital lines are not routed parallel to analog lines.

Table 2. Serial-Interface Programming Commands

		co	NTRO	OL BY	TE					DATA BYTE						
Loa	Loaded First						Loaded Last					ded	COMMAND			
UB1	UB2	UB3	C2	C1	CO	AB1	AB2	D7	D6	D5	D4	D3	D2	D1	D0	
Х	Х	Х	0	0	0	0	1	х	х	х	х	х	х	х	х	On CS's rising edge, wake up DAC. DAC register unchanged.
Х	Х	X	Х	Х	1	Х	Х	x x x x x x x x x						Unassigned command		
х	х	х	0	1	0	0	1		8-bit DAC data							On CS's rising edge, load DAC register. Wake up DAC (if previously powered down).
X	х	х	1	0	0	0	1	х	x x x x x x x x			х	On CS's rising edge, power down DAC. DAC output goes to zero. DAC register unchanged.			
х	X	Х	1	1	0	0	1	8-bit DAC data							On CS's rising edge, power down DAC and update DAC register. DAC output goes to zero.	

X = Don't Care

Table 3. Example Input Word

Loade	d First													Loade	d Last
UB1	UB2	UB3	C2	C1	C0	AB1	AB2	D7	D6	D5	D4	D3	D2	D1	D0
X	Х	Х	0	1	0	0	1	1	0	0	0	0	0	0	0

X = Don't Care

Table 4. Analog Output vs. Code

	DAC REGISTER CONTENTS					ANALOG		
D7	D6	D5	D4	D3	D2	D1	D0	OUTPUT (V)
1	1	1	1	1	1	1	1	+VREF x (255/256)
1	0	0	0	0	0	0	1	+VREF x (129/256)
1	0	0	0	0	0	0	0	+V _{REF} x (128/256) = +V _{REF} /2
0	1	1	1	1	1	1	1	+V _{REF} x (127/256)
0	0	0	0	0	0	0	1	+V _{REF} x (1/256)
0	0	0	0	0	0	0	0	0

Note: $1LSB = V_{REF} \times 2^{-8} = V_{REF}(1/256)$

ANALOG OUTPUT = +VREF(I/256), where I = Integer Value of Digital Input and wake up DAC (if previously powered down)

7)

AC Considerations

ations Chip Information hrough TRANSISTOR COUNT: 1562

Digital Feedthrough

High-speed data at any of the digital input pins may couple through the DAC's internal stray capacitance and cause noise (digital feedthrough) at the DAC output, even though \overline{CS} is held high. This digital feedthrough is tested by holding \overline{CS} high and toggling the digital inputs from all 1s to all 0s.

Analog Feedthrough

Due to internal stray capacitance, higher-frequency analog input signals at REF may couple to the output, even when the input digital code is all 0s. Test analog feedthrough by setting the DAC output to 0V and sweeping REF.