DATA SHEET

General Description

The 844004-104 is a 4 output LVDS Synthesizer optimized to generate Fibre Channel reference clock frequencies. Using a 26.5625MHz 18pF parallel resonant crystal, the following frequencies can be generated based on the 2 frequency select pins (F_SEL[1:0]): 212.5MHz, 187.5MHz, 159.375MHz, 106.25MHz and 53.125MHz. The 844004-104 uses IDT's 3rd generation low phase noise VCO technology and can achieve <1ps typical rms phase jitter, easily meeting Fibre Channel jitter requirements. The 844004-104 is packaged in a 32-pin VFQFN package.


Features

- Four differential LVDS outputs
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- Supports the following output frequencies: 212.5MHz, 187.5MHz, 159.375MHz, 106.25MHz and 53.125MHz
- VCO range: 560MHz 680MHz
- RMS phase jitter at 212.5MHz (637kHz 10MHz), using a 26.5625MHz crystal: <1ps (typical)
- Full 3.3V or 2.5V output supply modes
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) packages

Table 1. Frequency Table

	Inputs						
Input Frequency (MHz)	F_SEL1	F_SEL0	M Divider Value	N Divider Value	M/N Divider Value	Output Frequency (MHz)	
26.5625	0	0	24	3	8	212.5 (default)	
26.5625	0	1	24	4	6	159.375	
26.5625	1	0	24	6	4	106.25	
26.5625	1	1	24	12	2	53.125	
23.4375	0	0	24	3	8	187.5 (default)	

Pin Assignment



Block Diagram






Table 1. Pin Descriptions

Number	Name	T	ype	Description
1, 2	Q0, nQ0	Output		Differential output pair. LVDS interface levels.
3	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
4	nPLL_SEL	Input	Pulldown	Selects between the PLL and REF_CLK as input to the dividers. When LOW, selects PLL (PLL Enable). When HIGH, deselects the reference clock (PLL Bypass). LVCMOS/LVTTL interface levels.
5, 6, 7, 8, 15, 16, 20, 21, 28, 29	nc	Unused		No connect.
9	V_{DDA}	Power		Analog supply pin.
10, 12	F_SEL0, F_SEL1	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
11	V _{DD}	Power		Core supply pin.
13, 14	XTAL_OUT XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
17, 22	GND	Power		Power supply ground.
18	REF_CLK	Input	Pulldown	Single-ended reference clock input. LVCMOS/LVTTL interface levels.
19	nXTAL_SEL	Input	Pulldown	Selects between crystal or REF_CLK inputs as the PLL Reference source. Selects XTAL inputs when LOW. Selects REF_CLK when HIGH. LVCMOS/LVTTL interface levels.
23, 24	nQ3, Q3	Output		Differential output pair. LVDS interface levels.
25, 32	V_{DDO}	Power		Output supply pins.
26, 27	Q2, nQ2	Output		Differential output pair. LVDS interface levels.
30, 31	nQ1, Q1	Output		Differential output pair. LVDS interface levels.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ



Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating	
Supply Voltage, V _{DD}	4.6V	
Inputs, V _I	-0.5V to V _{DD} + 0.5V	
Outputs, I _O		
Continuos Current	10mA	
Surge Current	15mA	
Package Thermal Impedance, θ_{JA}	42.4°C/W (0 mps)	
Storage Temperature, T _{STG}	-65°C to 150°C	

DC Electrical Characteristics

Table 3A. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	٧
V_{DDA}	Analog Supply Voltage		V _{DD} – 0.12	3.3	V_{DD}	٧
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	٧
I _{DD}	Power Supply Current				105	mA
I _{DDA}	Analog Supply Current				12	mA
I _{DDO}	Output Supply Current				120	mA

Table 3B. Power Supply DC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V_{DDA}	Analog Supply Voltage		V _{DD} – 0.10	2.5	V_{DD}	V
V_{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				100	mA
I _{DDA}	Analog Supply Current				10	mA
I _{DDO}	Output Supply Current				100	mA



Table 3C. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Vol	taga	V _{DD} = 3.3V	2		V _{DD} + 0.3	V
V _{IH}	input night voi	lage	V _{DD} = 2.5V	1.7		V _{DD} + 0.3	V
		0.00	V _{DD} = 3.3V	-0.3		0.8	٧
V_{IL}	Input Low Voltage		V _{DD} = 2.5V	-0.3		0.7	
I _{IH}	Input High Current	REF_CLK, MR, F_SEL[0:1], nPLL_SEL, nXTAL_SEL	V _{DD} = V _{IN} = 3.465V or 2.625V			150	μΑ
I _{IL}	Input Low Current	REF_CLK, MR, F_SEL[0:1], nPLL_SEL, nXTAL_SEL	V _{DD} = 3.465V or 2.625V, V _{IN} = 0V	-5			μΑ

Table 3D. LVDS DC Characteristics, V_{DD} = V_{DDO} = $3.3V \pm 5\%$, T_A = $0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		300	450	600	mV
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
V _{OS}	Offset Voltage		1.2	1.425	1.65	V
ΔV_{OS}	V _{OS} Magnitude Change				50	mV

Table 3E. LVDS DC Characteristics, V_{DD} = V_{DDO} = 2.5V \pm 5%, T_A = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		250	400	550	mV
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
V _{OS}	Offset Voltage		1.0	1.2	1.4	V
ΔV_{OS}	V _{OS} Magnitude Change				50	mV

Table 4. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamenta	I	
Frequency		23.33	26.5625	28.33	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: Characterized using an 18pF parallel resonant crystal.



AC Electrical Characteristics

Table 5A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0$ °C to 70°C

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00	186.67		226.66	MHz
f	Output Fraguency	F_SEL[1:0] = 01	140		170	MHz
† _{OUT}	Output Frequency	F_SEL[1:0] = 10	93.33		113.33	MHz
		F_SEL[1:0] = 11	46.67		56.66	MHz
tsk(o)	Output Skew; NOTE 1, 2				35	ps
		212.5MHz, (637kHz - 10MHz)		0.73		ps
		159.375MHz, (637kHz - 10MHz)		0.78		ps
<i>t</i> jit(Ø)	RMS Phase Jitter, Random;	106.25MHz, (637kHz -10MHz)		0.92		ps
	NOTES	53.125MHz, (637kHz - 10MHz)		0.95		ps
		187.5MHz, (637kHz - 10MHz)		0.75		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	250		500	ps
odc	Output Duty Cycle	F_SEL[1:0] ≠ ÷3	48		52	%
ouc	Output Duty Cycle	F_SEL[1:0] = ÷3	40		60	%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at the differential cross points.

Table 5B. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00	186.67		226.66	MHz
f	Output Fraguanay	F_SEL[1:0] = 01	140		170	MHz
fout	Output Frequency	F_SEL[1:0] = 10	93.33		113.33	MHz
		F_SEL[1:0] = 11	46.67		56.66	MHz
tsk(o)	Output Skew; NOTE 1, 2				35	ps
		212.5MHz, (637kHz - 10MHz)		0.72		ps
		159.375MHz, (637kHz - 10MHz)		0.88		ps
tjit(Ø)	RMS Phase Jitter, Random; NOTE 3	106.25MHz, (637kHz -10MHz)		0.89		ps
	NOTES	53.125MHz, (637kHz - 10MHz)		0.96		ps
		187.5MHz, (637kHz - 10MHz)		0.74		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	250		550	ps
odc	Output Duty Cycle	F_SEL[1:0] ≠ ÷3	48		52	%
ouc	Output Duty Cycle	F_SEL[1:0] = ÷3	40		60	%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions. Measured at the differential cross points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Please refer to the Phase Noise Plots.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Please refer to the Phase Noise Plots.



Typical Phase Noise at 106.25MHz (3.3V)




Typical Phase Noise at 212.5MHz (3.3V)



Noise Power dBc




Parameter Measurement Information




 $\begin{array}{c|c} & & & & & & & \\ \hline & 2.5V\pm5\% & & & & & \\ \hline & POWER SUPPLY \\ + & Float GND \\ \hline & & & & \\ \hline \end{array}$

3.3V LVDS Output Load AC Test Circuit


2.5V LVDS Output Load AC Test Circuit



Output Skew



RMS Phase Jitter




Output Rise/Fall Time


Output Duty Cycle/Pulse Width/Period



Parameter Measurement Information, continued







Offset Voltage Setup

Application Information

Power Supply Filtering Technique

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 844004-104 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{DD,}\,V_{DDA}$ and V_{DDO} should be individually connected to the power supply plane through vias, and $0.01\mu F$ bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic V_{DD} pin and also shows that V_{DDA} requires that an additional 10Ω resistor along with a $10\mu F$ bypass capacitor be connected to the V_{DDA} pin.




Figure 1. Power Supply Filtering



Crystal Input Interface

The 844004-104 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below were determined using a 26.5625MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




Figure 2. Crystal Input Interface

LVCMOS to XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω .




Figure 3. General Diagram for LVCMOS Driver to XTAL Input Interface



Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

REF CLK INPUT

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a $1 k\Omega$ resistor can be tied from the REF_CLK to ground.

Outputs:

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, we recommend that there is no trace attached.

3.3V, 2.5V LVDS Driver Termination

A general LVDS interface is shown in *Figure 4*. In a 100Ω differential transmission line environment, LVDS drivers require a matched load termination of 100Ω across near the receiver input.

For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




Figure 4. Typical LVDS Driver Termination



VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 5*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




Figure 5. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)



Schematic Example

Figure 6 shows an example of 844004-104 application schematic. In this example, the device is operated at VDD = VDDO = 3.3V. The 18pF parallel resonant 25MHz crystal is used. The C1 = 33pF and C2 = 22pF are recommended for frequency accuracy. For different

board layouts, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. Two examples of LVDS for receiver without built-in termination are show in this schematic.




Figure 6. 844004-104 Schematic Example



Power Considerations

This section provides information on power dissipation and junction temperature for the 844004-104. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 844004-104 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{DD_MAX} * (I_{DD_MAX} + I_{DDA_MAX}) = 3.465V * (105mA + 12mA) = 405.4mW
- Power (outputs)_{MAX} = V_{DDO MAX} * I_{DDO MAX} = 3.465V * 120mA = 415.8mW

Total Power_MAX = 405.4 mW + 415.8 mW = 821.2 mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 42.4°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.821\text{W} * 42.4^{\circ}\text{C/W} = 104.8^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance θ_{JA} for 32 Lead VFQFN, Forced Convection

$ heta_{\sf JA}$ vs. Air Flow				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	42.4°C/W	37.0°C/W	33.2°C/W	



Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 32 Lead VFQFN

$\theta_{\sf JA}$ vs. Air Flow				
Meter per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	42.4°C/W	37.0°C/W	33.2°C/W	

Transistor Count

The transistor count for 844004-104 is: 2914

Package Outline and Package Dimensions

Package Outline - K Suffix for VFQFN Packages




Table 9. Package Dimensions

JEDEC Variation: VHHD-2/-4 All Dimensions in Millimeters				
Symbol	Minimum	Nominal	Maximum	
N	32			
Α	0.80		1.00	
A1	0		0.05	
А3	0.25 Ref.			
b	0.18	0.25	0.30	
N _D & N _E			8	
D&E	5.00 Basic			
D2 & E2	3.0		3.3	
е	0.50 Basic			
L	0.30	0.40	0.50	

Reference Document: JEDEC Publication 95, MO-220

NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 8 below.



Ordering Information

Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
844004AK-104LF	ICS004A104L	"Lead-Free" 32 Lead VFQFN	Tray	0°C to 70°C
844004AK-104LFT	ICS004A104L	"Lead-Free" 32 Lead VFQFN	Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



Revision History Sheet

Rev	Table	Page	Description of Change	Date
	T10	1	Features Section - removed bullet referencing leaded devices.	
Α		15	Ordering Information - removed leaded devices.	6/10/15
			Updated data sheet format.	



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/