

GENERAL DESCRIPTION



The 843023 is a Gigabit Ethernet Clock Generator and a member of the HiPerClocks™ family of high performance devices from IDT. The 843023 uses a 25MHz crystal to synthesize 250MHz. The 843023 has excellent phase jitter performance, over the 1.875MHz – 20MHz integration range. The 843023 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

FEATURES

- One differential 3.3V LVPECL output
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequencies: 245MHz – 320MHz
- VCO range: 490MHz - 640MHz
- RMS phase jitter @ 250MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.39ps (typical)

Offset	Noise Power
100Hz	-86.3 dBc/Hz
1kHz	-114.6 dBc/Hz
10kHz	-125.6 dBc/Hz
100kHz	-126 dBc/Hz

- 3.3V operating supply
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) package

BLOCK DIAGRAM**PIN ASSIGNMENT**

843023
8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm
package body
G Package
Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type	Description			
1, 6	V_{CC}	Power	Positive supply pin.			
2, 3	XTAL_OUT, XTAL_IN	Input	Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.			
4	V_{EE}	Power	Negative supply pin.			
5	OE	Input	Pullup	Active high output enable. When logic HIGH, the outputs are enabled and active. When logic LOW, the outputs are disabled and the device is in the power down mode. LVCMOS/LVTTL interface levels.		
7, 8	nQ, Q	Output		Differential clock outputs. LVPECL interface levels.		

Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C_{IN}	Input Capacitance			4		pF
R_{PULLUP}	Input Pullup Resistor			51		k Ω

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{cc}	4.6V
Inputs, V_i	-0.5V to $V_{cc} + 0.5V$
Outputs, I_o	
Continuous Current	50mA
Surge Current	100mA
Package Thermal Impedance, θ_{JA}	101.7°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 3A. POWER SUPPLY DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{cc}	Positive Supply Voltage		3.135	3.3	3.465	V
V_{CCA}	Analog Supply Voltage		3.135	3.3	3.465	V
I_{EE}	Power Supply Current				75	mA

TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage		2		$V_{cc} + 0.3$	V
V_{IL}	Input Low Voltage		-0.3		0.8	V
I_{IH}	Input High Current	OE	$V_{cc} = V_{IN} = 3.465V$		5	μA
I_{IL}	Input Low Current	OE	$V_{cc} = 3.465V, V_{IN} = 0V$	-150		μA

TABLE 3C. LVPECL DC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{OH}	Output High Voltage; NOTE 1		$V_{cc} - 1.4$		$V_{cc} - 0.9$	V
V_{OL}	Output Low Voltage; NOTE 1		$V_{cc} - 2.0$		$V_{cc} - 1.7$	V
V_{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50Ω to $V_{cc} - 2V$.


TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation	Fundamental				
Frequency		24.5		32	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW



TABLE 5. AC CHARACTERISTICS, $V_{cc} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{out}	Output Frequency		245		320	MHz
$t_{jitter}(\emptyset)$	RMS Phase Jitter (Random); NOTE 1	Integration Range: 1.875MHz - 20MHz		0.39		ps
t_r / t_f	Output Rise/Fall Time	20% to 80%	300		600	ps
odc	Output Duty Cycle		47		53	%


NOTE 1: Please refer to the Phase Noise Plot.



PARAMETER MEASUREMENT INFORMATION




3.3V OUTPUT LOAD AC TEST CIRCUIT



$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

RMS PHASE JITTER



OUTPUT RISE/FALL TIME

APPLICATION INFORMATION

CRYSTAL INPUT INTERFACE

The 843023 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 1* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 1. CRYSTAL INPUT INTERFACE

LVCMS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 2*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (R_o) plus the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R_1 and R_2 in parallel should equal the transmission line impedance. For most 50Ω applications, R_1 and R_2 can be 100Ω . This can also be accomplished by removing R_1 and making $R_2 50\Omega$.




FIGURE 2. GENERAL DIAGRAM FOR LVCMS DRIVER TO XTAL INPUT INTERFACE

TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

F_{OUT} and nF_{OUT} are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω transmission

lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 3A and 3B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 843023. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843023 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{CC,MAX} * I_{EE,MAX} = 3.465V * 75mA = 259.87mW$
- Power (outputs)_{MAX} = **30mW/Loaded Output pair**

Total Power_{MAX} (3.465V, with all outputs switching) = $259.87mW + 30mW = 289.87mW$

2. Junction Temperature.

Junction temperature, T_J , is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for T_J is as follows: $T_J = \theta_{JA} * P_{d_total} + T_A$

T_J = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

P_{d_total} = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 6 below.

Therefore, T_J for an ambient temperature of 70°C with all outputs switching is:

$70^\circ C + 0.290W * 90.5^\circ C/W = 96.2^\circ C$. This is well below the limit of 125°C.

This calculation is only an example. T_J will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 6. THERMAL RESISTANCE θ_{JA} FOR 8-PIN TSSOP, FORCED CONVECTION

θ_{JA} by Velocity (Meters per Second)			
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in *Figure 4*.




FIGURE 4. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of $V_{CC} - 2V$.

- For logic high, $V_{OUT} = V_{OH_{MAX}} = V_{CC_{MAX}} - 0.9V$

$$(V_{CC_{MAX}} - V_{OH_{MAX}}) = 0.9V$$

- For logic low, $V_{OUT} = V_{OL_{MAX}} = V_{CC_{MAX}} - 1.7V$

$$(V_{CC_{MAX}} - V_{OL_{MAX}}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_{MAX}} - (V_{CC_{MAX}} - 2V))/R_L] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OH_{MAX}}))/R_L] * (V_{CC_{MAX}} - V_{OH_{MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{OL_{MAX}} - (V_{CC_{MAX}} - 2V))/R_L] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{CC_{MAX}} - V_{OL_{MAX}}))/R_L] * (V_{CC_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = $Pd_H + Pd_L = 30mW$

RELIABILITY INFORMATION

TABLE 7. θ_{JA} VS. AIR FLOW TABLE FOR 8 LEAD TSSOP

θ_{JA} by Velocity (Meters per Second)			
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W

TRANSISTOR COUNT

The transistor count for 843023 is: 2360

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters	
	Minimum	Maximum
N		8
A	--	1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	2.90	3.10
E	6.40 BASIC	
E1	4.30	4.50
e	0.65 BASIC	
L	0.45	0.75
alpha	0°	8°
aaa	--	0.10

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS843023AGLF	023AL	8 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
ICS843023AGLFT	023AL	8 Lead "Lead-Free" TSSOP	tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	Date
A	T9	6 12	Added <i>LVC MOS to XTAL Interface</i> . Ordering Information Table - corrected temperature from -40 to 85°C to 0 to 70°C.	12/22/06
A		1	Features Section - corrected RMS Phase Jitter integration range.	2/14/08
A	T9	12	Ordering Information - removed leaded devices. Added Lead Free marking. Updated data sheet format.	10/1/15

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.