



# SINGLE-CHIP, LI-ION AND LI-POL CHARGER IC WITH AUTONOMOUS USB-PORT AND AC-ADAPTER SUPPLY MANAGEMENT (bqTiny™-II)

#### **FEATURES**

- Small 3 mm × 3 mm MLP Package
- Charges and powers Systems from Either AC Adapter or USB With Autonomous power-Source Selection
- Integrated USB Control With Selectable 100 mA and 500 mA Charge Rates
- Ideal for Low-Dropout Charger Designs for Single-Cell Li-lon or Li-pol Packs in Space Limited portable applications
- Integrated power FET and Current Sensor for Up to 1-A Charge applications From AC Adapter
- Precharge Conditioning With Safety Timer
- power Good (AC Adapter Present) Status Output
- Optional Battery Temperature Monitoring Before and During Charge
- Automatic Sleep Mode for Low-power Consumption

# **APPLICATIONS**


- PDAs, MP3 Players
- Digital Cameras
- Internet appliances
- Smartphones

#### DESCRIPTION

The bqTINY-II series are highly-integrated, flexible Li-lon linear charge and system power management devices for space-limited charger applications. In a single monolithic device, the bqTINY-II offers integrated USB-port and ac-adapter supply management with autonomous power-source selection, power-FET and current-sensor interfaces, high-accuracy current and voltage regulation, charge status, and charge termination.

The bqTINY-II automatically selects the USB-port or the ac-adapter as the power source for the system. In the USB configuration, the host can select from two preset charge rates of 100 mA or 500 mA. In the ac-adapter configuration, an external resistor sets the system or charge current.

The bqTINY-II charges the battery in three phases: conditioning, constant current, and constant voltage. Charge is terminated based on minimum current. An internal charge timer provides a backup safety for charge termination. The bqTINY-II automatically restarts the charge if the battery voltage falls below an internal threshold. The bqTINY-II automatically enters sleep mode when both supplies are removed.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. bgTINY is a trademark of Texas Instruments.

SLUS549E-DECEMBER 2002-REVISED NOVEMBER 2007





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DESCRIPTION CONTINUED**

Different versions of the bqTINY-II offer many additional features. These include a temperature-sensor input for detecting hot or cold battery packs, a power-good output  $(\overline{PG})$  indicating the presence of input power, a TTL-level charge-enable input  $(\overline{CE})$  used to disable or enable the charge process, and a TTL-level timer and taper-detect enable input  $(\overline{TTE})$  used to disable or enable the fast-charge timer and charge termination.

#### ORDERING INFORMATION

TJ	CHARGE REGULATION VOLTAGE (V)(1)	OPTIONAL FUNCTIONS <sup>(1)</sup>	FAST-CHARGE TIMER (Hours)	TAPER TIMER	USB TAPER THRESHOLD	PART NUMBER(2)	MARKINGS
	4.2	CE and TS	5	Yes	10% of ISET1 Level	bq24020DRCR	AZS
	4.2	PG and CE	5	Yes	10% of ISET1 Level	bq24022DRCR	AZU
	4.2	CE and TTE	5	Yes	10% of ISET1 Level	bq24023DRCR	AZV
-40°C	4.2	TTE and TS	5	Yes	10% of ISET1 Level	bq24024DRCR	AZW
to 125°C	4.2	CE and TS	7	Yes	10% of ISET1 Level	bq24025DRCR	AZX
120 0	4.2	TE and TS	7	No	10% of selected USB charge rate	bq24026DRCR	ANR
	4.2	PG and CE	7	No	10% of selected USB charge rate	bq24027DRCR	ANS

<sup>(1)</sup> The DRC package is available taped and reeled only in quantities of 3,000 devices per reel.

# **Dissipation Ratings**

PACKAGE	$\theta_{JA}$	T <sub>A</sub> < 40°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C
DRC <sup>(1)</sup>	46.87 °C/W	1.5 W	0.021 W/°C

<sup>(1)</sup> This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2×3 via matrix.

# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		bq24020, bq24022, bq24023, bq24024 bq24025, bq24026 bq24027	UNIT
Input voltage (2)	AC, $\overline{\text{CE}}$ , ISET1, ISET2, OUT, $\overline{\text{PG}}$ , STAT1, STAT2, $\overline{\text{TE}}$ , TS, $\overline{\text{TTE}}$ , USB	-0.3 to 7.0	V
Output sink/source current	STAT1, STAT2, PG	15	mA
Output current	TS	200	μΑ
Output current	OUT	1.5	Α
Operating free-air temperature	e range, T <sub>A</sub>	-40 to 125	
Junction temperature range, 7	-40 (0 125	°C	
Storage temperature, T <sub>stg</sub>		-65 to 150	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltages are with respect to V<sub>SS</sub>.



# RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage (from AC input), V <sub>CC</sub>	4.5	6.5	V
Supply voltage (from USB input), V <sub>CC</sub>	4.35	6.5	V
Operating junction temperature range, T <sub>J</sub>	-40	125	°C

## **ELECTRICAL CHARACTERISTICS**

over 0°C ≤ T<sub>J</sub> ≤ 125°C and recommended supply voltage, unless otherwise noted

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT	
INPUT CU	IRRENT							
$I_{CC}(V_{CC})$	V <sub>CC</sub> current	$V_{CC} > V_{CC(min)}$			1.2	2.0	mA	
I <sub>CC(SLP)</sub>	Sleep current	Sum of currents into OUT p	in, V <sub>CC</sub> < V <sub>(SLP)</sub>		2	5		
I <sub>CC(STBY)</sub>	Standby current	CE = High	0°C ≤T <sub>J</sub> ≤ 85°C		1	150		
II <sub>B(OUT)</sub>	Input current on OUT pin	Charge DONE	$V_{CC} > V_{CC(MIN)}$			5		
$II_{B(CE)}$	Input current on CE pin					1	μΑ	
$II_{B(TTE)}$	Input bias current on TTE pin					1		
$II_{B(TE)}$	Input bias current on TE pin					1	<u> </u>	
VOLTAGE	REGULATION V <sub>O(REG)</sub> + V <sub>(DO-MAX)</sub>	≤ V <sub>CC</sub> , I <sub>(TERM)</sub> < I <sub>O(OUT)</sub> ≤ 1 A						
$V_{O(REG)}$	Output voltage,				4.20		V	
	Valtage regulation courses.	T <sub>A</sub> = 25°C		-0.35%		0.35%		
	Voltage regulation accuracy			-1%		1%		
V <sub>(DO)</sub>	AC dropout voltage (V <sub>(AC)</sub> –V <sub>(OUT)</sub> )	$V_{O(OUT)} = V_{O(REG)}$ $V_{O(REG)} + V_{(DO-MAX)} \le V_{CC}$	$I_{O(OUT)} = 1A$		350	500		
.,	USB dropout voltage	$V_{O(OUT)} = V_{O(REG)}$ $V_{O(REG)} + V_{(DO-MAX)} \le V_{CC}$	ISET2 = High		350	500	mV	
$V_{(DO)}$	$(V_{(USB)} - V_{(OUT)})$	$V_{O(OUT)} = V_{O(REG)}$ $V_{O(REG)} + V_{(DO-MAX)}) \le V_{CC}$	ISET2 = Low		60	100		
CURRENT	Γ REGULATION							
I <sub>O(OUT)</sub>	AC output current range <sup>(1)</sup>	$V_{I(OUT)} > V_{(LOWV)}$ $V_{I(AC)} - V_{I(OUT)} > V_{(DO-MAX)}$	V <sub>CC</sub> ≥ 4.5 V	50		1000		
	LICD autout aurorat ranna	$V_{CC(MIN)} \ge 4.5 \text{ V}$ $V_{USB} - V_{I(OUT)} > V_{(DO-MAX)}$	$V_{I(OUT)} > V_{(LOWV)}$ ISET2 = Low	80		100	mA	
I <sub>O(OUT)</sub>	USB output current range	$V_{CC(MIN)} \ge 4.5 \text{ V}$ $V_{USB} - V_{I(OUT)} > V_{(DO-MAX)}$	$V_{I(OUT)} > V_{(LOWV)}$ ISET2 = High	400		500		
V <sub>(SET)</sub>	Output current set voltage	Voltage on ISET1 pin, $V_{CC} \ge V_{I(OUT)} > V_{(LOWV)}$ , $V_{IN} - V_{I(OUT)} > V_{(LOWV)}$		2.463	2.500	2.538	V	
		50 mA ≤ I <sub>O(OUT)</sub> ≤ 1 A		307	322	337		
$K_{(SET)}$	Output current set factor	10 mA ≤ I <sub>O(OUT)</sub> < 50 mA		296	320	346		
		1 mA ≤ I <sub>O(OUT)</sub> < 10 mA		246	320	416		

$$I_{O(OUT)} = \frac{\left(K_{(SET)} \times V_{(SET)}\right)}{R_{SET}}$$



# **ELECTRICAL CHARACTERISTICS (continued)**

over  $0^{\circ}C \le T_{J} \le 125^{\circ}C$  and recommended supply voltage, unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
PRECHAR	GE AND SHORT-CIRCUI	T CURREN	IT REGULATION					
$V_{(LOWV)}$	Precharge to fast-charge transition threshold	Э	Voltage on OUT pin	2.8	3.0	3.2	V	
	Deglitch time for fast-chaprecharge transition	arge to	$V_{CC(MIN)} \ge 4.5 \text{ V}, t_{FALL} = 100 \text{ ns}, 10 \text{ mV}$ overdrive, $V_{I(OUT)}$ decreasing below threshold	250	375	500	ms	
I <sub>O(PRECHG)</sub>	Precharge range (2)		$0 \text{ V} < V_{\text{I(OUT)}} < V_{\text{(LOWV)}}, t < t_{\text{(PRECHG)}}$	5		100	mA	
V <sub>(PRECHG)</sub>	Precharge set voltage			240	255	270	mV	
CHARGE 1	TAPER AND TERMINATION	ON DETEC	TION					
I <sub>(TAPER)</sub>	Charge taper detection i	ange <sup>(3)</sup>	$V_{I(OUT)} > V_{(RCH)}, t < t_{(TAPER)}$	5		100		
,	USB-100 charge taper detection level	6.5	9	11	mA			
	USB-500 charge taper detection level	bq24026	32	44	55			
V <sub>(TAPER)</sub>	Charge taper detection set voltage		Voltage on ISET1 pin, $V_{O(REG)} = 4.2 \text{ V}$ , $V_{I(OUT)} > V_{(RCH)}$ , $t < t_{(TAPER)}$	235	250	265	.,	
V <sub>(TERM)</sub>	Charge termination dete set voltage (4)	ction	Voltage on ISET1 pin, $V_{O(REG)} = 4.2 \text{ V}$ , $V_{I(OUT)} > V_{(RCH)}$	11	18	25	mV	
t <sub>(TPRDET)</sub>	Deglitch time for TAPER	detection	V <sub>CC(MIN)</sub> ≥ 4.5 V, t <sub>FALL</sub> = 100 ns charging current increasing or decreasing above and below, 10 mV overdrive	250	375	500	ms	
t <sub>(TRMDET)</sub>	Deglitch time for termination detection		V <sub>CC(MIN)</sub> ≥ 4.5 V, t <sub>FALL</sub> = 100 ns charging current decreasing below, 10 mV overdrive	250	375	500		
TEMPERA	TURE SENSE COMPARA	ATOR						
V <sub>(HTF)</sub>	High-voltage threshold		PTC thermistor	2.475	2.500	2.525	V	
V <sub>(LTF)</sub>	Low-voltage threshold		PTC thermistor 0.485 0.500					
I <sub>(TS)</sub>	Current source			96	102	108	μΑ	
t <sub>(DEGL)</sub>	Deglitch time for temper	ature fault		250	375	500	ms	

(2) 
$$I_{O(PRECHG)} = \frac{\left(K_{(SET)} \times V_{(PRECHG)}\right)}{R_{SET}}$$
(3) 
$$I_{O(TAPER)} = \frac{\left(K_{(SET)} \times V_{(TAPER)}\right)}{R_{SET}}$$
(4) 
$$I_{O(TERM)} = \frac{\left(K_{(SET)} \times V_{(TERM)}\right)}{R_{SET}}$$





# **ELECTRICAL CHARACTERISTICS (continued)**

over  $0^{\circ}C \le T_{J} \le 125^{\circ}C$  and recommended supply voltage, unless otherwise noted


	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
BATTERY	RECHARGE THRESH	OLD						
$V_{RCH}$	Recharge threshold			V <sub>O(REG)</sub> - 0.115	V <sub>O(REG)</sub> -0.10	V <sub>O(REG)</sub> - 0.085	٧	
t <sub>(DEGL)</sub>	Deglitch time for rech	arge detect	V <sub>CC(MIN)</sub> ≥ 4.5 V, t <sub>FALL</sub> = 100 ns decreasing below or increasing above threshold, 10 mV overdrive	250	375	500	ms	
	STAT1, STAT2, and	PG OUTPUTS						
V <sub>OL</sub>	Low-level output satu	ration voltage	I <sub>O</sub> = 5 mA			0.25	V	
	ISET2, CHARGE EN	ABLE (CE), TI	MER AND TERMINATION ENABLE (TTE), AND	TIMER ENA	BLE (TE) I	NPUTS		
V <sub>IL</sub>	Low-level input voltage	je	I <sub>IL</sub> = 10 μA	0		0.4		
V <sub>IH</sub>	High-level input voltage	ge	I <sub>IL</sub> = 20 μA	1.4			V	
IIL	CE, TE or TTE low-le input current	evel		-1			1	
II <sub>H</sub>	CE, TE or TTE high-linput current	evel				1	μΑ	
I <sub>IL</sub>	ISET2 low-level input	current	I <sub>ISET2</sub> = 0	-20				
I <sub>IH</sub>			I <sub>ISET2</sub> = V <sub>CC</sub>			40		
I <sub>IH</sub>	ISET2 high-Z input cu	urrent				1	V	
TIMERS								
t <sub>(PRECHG)</sub>	Precharge time			1,584	1,800	2,016		
t <sub>(TAPER)</sub>	Taper time	bq24020 bq24022 bq24023 bq24024 bq24025		1,584	1,800	2,016		
t <sub>(CHG)</sub>	bq24020 bq24022 bq24023 Charge time bq24024			15,840	18,000	20,160	S	
		bq24025 bq24026 bq24027		22,176	25,200	28,224		
I <sub>(FAULT)</sub>	Timer fault recovery of	current			200		μΑ	
SLEEP CO	MPARATOR							
V <sub>(SLP)</sub>	Sleep-mode entry threshold voltage		$2.3 \text{ V} \leq V_{\text{I(OUT)}} \leq V_{\text{O(REG)}}$			$V_{CC} \le V_{I(OUT)} + 80 \text{ mV}$	V	
V <sub>(SLPEXIT)</sub>	Sleep mode exit threshold voltage		$2.3 \text{ V} \leq \text{V}_{\text{I(OUT)}} \leq \text{V}_{\text{O(REG)}}$	V <sub>CC</sub> ≥ V <sub>I(OUT)</sub> +190mV			V	
	Sleep mode deglitch time		AC and USB decreasing below threshold, t <sub>FALL</sub> = 100 ns, 10 mV overdrive	250	375	500	ms	
THERMAL	SHUTDOWN THRESH	HOLDS						
T <sub>(SHTDWN)</sub>	Thermal trip threshold	d			165		°C	
	Thermal hysteresis				15			
UNDERVO	LTAGE LOCKOUT							
$V_{(UVLO)}$	Undervoltage lockout		Decreasing V <sub>CC</sub>	2.4	2.5	2.6	V	
	Hysteresis				27		mV	











**DRC PACKAGE** 














# **Terminal Functions**

	TERMINA	L							
NAME	bq24020 bq24025	bq24022 bq24027	bq24023	bq24024	bq24026	1/0	DESCRIPTION		
AC	1	1	1	1	1	I	AC charge input voltage		
CE	8	9	8	-	-	I	Charge enable input (active low)		
ISET1	6	6	6	6	6	I	Charge current set point for AC input and precharge and taper set point for both AC and USB		
ISET2	7	7	7	7	7	ı	Charge current set point for USB port (high=500 mA, low= mA, hi-z = disable USB charge)		
OUT	10	10	10	10	10	0	Charge current output		
PG	-	8	-	-	-	0	powergood status output (active low)		
STAT1	3	3	3	3	3	0	Charge status output 1 (open-drain)		
STAT2	4	4	4	4	4	0	Charge status output 2 (open-drain)		
TE	-	-	-	-	8	I	Timer enable input (active low)		
TS	9	-	-	9	9	I	Temperature sense input		
TTE	-	-	9	8	-	I	Timer and termination enable input (active low)		
USB	2	2	2	2	2	I	USB charge input voltage		
VSS	5	5	5	5	5	-	Ground input		
Exposed Thermal Pad	pad	pad	pad	pad	pad	-	There is an internal electrical connection between the exposed thermal pad and VSS pin of the device. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. <b>Do not use the thermal pad as the primary ground input for the device.</b> VSS pin must be connected to ground at all times		




#### **FUNCTIONAL BLOCK DIAGRAM**





## TYPICAL CHARACTERISTICS

AC DROPOUT VOLTAGE vs



The bqTINY-II supports a precision Li-lon, Li-pol charging system suitable for single-cell packs. Figure 3 shows a typical charge profile, application circuit and Figure 4 shows an operational flow chart.





Figure 2. Typical Charging Profile




# **FUNCTIONAL DESCRIPTION**



**Figure 3. Typical Application Circuit** 





(1) t<sub>(TAPER)</sub> does not apply to bq24026/7

Figure 4. Operational Flow Chart



#### **AUTONOMOUS POWER SOURCE SELECTION**

As default, the bqTINY-II attempts to charge from the AC input. If AC input is not present, the USB is selected. If both inputs are available, the AC adapter has the priority. See for details.



Figure 5. Typical Charging Profile

# TEMPERATURE QUALIFICATION (bq24020, bq24024, bq24025, and bq24026 only)

The bqTINY-II continuously monitors battery temperature by measuring the voltage between the TS and VSS pins. An internal current source provides the bias for common  $10-k\Omega$  negative-temperature coefficient thermistors (NTC) (see Figure 6). The device compares the voltage on the TS pin with the internal  $V_{(LTF)}$  and  $V_{(HTF)}$  thresholds to determine if charging is allowed. If a temperature outside the  $V_{(LTF)}$  and  $V_{(HTF)}$  thresholds is detected, the device immediately suspends the charge by turning off the power FET and holding the timer value (i.e. timers are NOT reset). Charge is resumed when the temperature returns within the normal range.

The allowed temperature range for a 103AT-type thermistor is 0°C to 45°C. However the user may modify these thresholds by adding two external resistors. See Figure 7.

## **BATTERY PRE-CONDITIONING**

If the battery voltage falls below the  $V_{(LOWV)}$  threshold during a charge cycle, the bqTINY-II applies a precharge current,  $I_{O(PRECHG)}$ , to the battery. This feature revives deeply discharged cells. The resistor connected between the ISET1 and  $V_{SS}$ ,  $R_{SET}$ , determines the precharge rate. The  $V_{(PRECHG)}$  and  $K_{(SET)}$  parameters are specified in the specifications table. Note that this applies to both AC and USB charging.

$$I_{O (PRECHG)} = \frac{V_{(PRECGH)} - K_{(SET)}}{R_{SET}}$$
 (1)

The bqTINY-II activates a safety timer,  $t_{(PRECHG)}$ , during the conditioning phase. If  $V_{(LOWV)}$  threshold is not reached within the timer period, the bqTINY-II turns off the charger and asserts a FAULT code on the STATx pins. Please refer to the *TIMER FAULT RECOVERY* section for additional details.




Figure 6. Temperature Sensing Configuration




Figure 7. Temperature Sensing Thresholds



### **BATTERY CHARGE CURRENT**

The bqTINY-II offers on-chip current regulation with a programmable set point. The resistor connected between the ISET1 and  $V_{SS}$ ,  $R_{SET}$ , determines the AC charge rate. The  $V_{(SET)}$  and  $K_{(SET)}$  parameters are specified in the specifications table.

$$I_{O(OUT)} = \frac{\left(K_{(SET)} \times V_{(SET)}\right)}{R_{SET}}$$
(2)

When charging from a USB port, the host controller has the option of selecting either a 100-mA or a 500-mA charge rate using the ISET2 pin. A low-level signal sets the current at 100 mA, and a high-level signal sets the current at 500 mA. A high-Z input disables USB charging

#### **BATTERY VOLTAGE REGULATION**

The voltage regulation feedback is through the OUT pin. This input is tied directly to the positive side of the battery pack. The bqTINY-II monitors the battery-pack voltage between the OUT and VSS pins. When the battery voltage rises to the  $V_{O(REG)}$  threshold, the voltage-regulation phase begins and the charging current begins to taper down.

As a safety backup, the bqTINY-II also monitors the charge time. If the charge is not terminated within the time period specified by t<sub>(CHG)</sub>, the bqTINY-II turns off the charger and asserts a FAULT code on the STATx pins. Please refer to the *TIMER FAULT RECOVERY* section for additional details.

# CHARGE TAPER DETECTION, TERMINATION AND RECHARGE

The bqTINY-II monitors the charging current during the voltage-regulation phase. When the taper threshold,  $I_{(TAPER)}$ , is detected, the bqTINY-II initiates the taper timer,  $t_{(TAPER)}$ . Charge is terminated after the timer expires. The resistor connected between the ISET1 and  $V_{SS}$ ,  $R_{SET}$ , determines the taper detection level. The  $V_{(TAPER)}$  and  $K_{(SET)}$  parameters are specified in the specifications table. Note that this applies to both AC and USB charging.

$$I_{(TAPER)} = \frac{V_{(TAPER)} \times K_{(SET)}}{R_{SET}}$$
(3)

The bqTINY-II resets the taper timer if the charge current rises above the taper threshold, I<sub>(TAPER)</sub>.

In addition to taper-current detection, the bqTINY-II terminates charge if the charge current falls below the  $I_{(TERM)}$  threshold. This feature allows quick recognition of a battery-removal condition, or insertion of a fully charged battery. Note that the charge timer and taper timer are bypassed for this feature. The resistor connected between the ISET1 and  $V_{SS}$ ,  $R_{SET}$ , determines the taper detection level. The  $V_{(TERM)}$  and  $K_{(SET)}$  parameters are specified in the specifications table. Note that this applies to both AC and USB charging.

$$I_{(TERM)} = \frac{V_{(TERM)} \times K_{(SET)}}{R_{SET}}$$
(4)

After charge termination, the bqTINY-II re-starts the charge when the voltage on the OUT pin falls below the  $V_{(RCH)}$  threshold. This feature keeps the battery at full capacity at all times.

#### Note ON bg24026 AND bg24027

The bq24026 and bq24027 monitor the charging current during the voltage-regulation phase. Once the taper threshold,  $I_{(TAPER)}$ , is detected, the bq24026/27 terminates the charge. There is no taper timer ( $t_{(TAPER)}$ ) for this version.

The resistor connected between the ISET1 and  $V_{SS}$ ,  $R_{SET}$ , determines the taper-detect level for AC input. For USB charge, taper level is fixed at 10% of the 100- or 500-mA charge rate.

Also note that there is I<sub>(TERM)</sub> detection in the bq24026 and the bq24027.

#### **SLEEP MODE**

The bqTINY-II enters low-power sleep mode if both AC and USB are removed from the circuit. This feature prevents draining the battery in the absence of input supply.



#### **CHARGE STATUS OUTPUTS**

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in the following table. These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates the open-drain transistor is turned off.

Table 1. Status Pins Summary<sup>(1)</sup>

CHARGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature)	OFF	OFF
Timer fault	OFF	OFF
Sleep mode	OFF	OFF

<sup>(1)</sup> OFF means the open-drain output transistor on the STAT1 and STAT2 pins is in an off state.

## **PG** OUTPUT

The open-drain  $\overline{PG}$  (power Good) indicates when the AC adapter is present. The output turns ON when a valid voltage is detected. This output is turned off in the sleep mode. The  $\overline{PG}$  pin can be used to drive an LED or to communicate to the host processor.

# **CE INPUT (CHARGE ENABLE)**

The  $\overline{\text{CE}}$  digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge. A high-level signal disables the charge, and places the device in a low-power mode. A high-to-low transition on this pin also resets all timers and timer fault conditions. Note that this applies to both AC and USB charging.

## TTE INPUT (TIMER AND TERMINATION ENABLE)

The TTE digital input is used to disable or enable the fast-charge timer and charge-taper detection. A low-level signal on this pin enables the fast-charge timer and taper timer, and a high-level signal disables this feature. Note that this applies to both AC and USB charging.

## THERMAL SHUTDOWN AND PROTECTION

The bqTINY-II monitors the junction temperature,  $T_J$ , and suspends charging if  $T_J$  exceeds  $T_{(SHTDWN)}$ . Charging resumes when  $T_J$  falls approximately 15°C below  $T_{(SHTDWN)}$ .

#### **TE INPUT (TIMER ENABLED)**

The TE digital input is used to disable or enable the fast-charge timer. A low-level signal on this pin enables the fast-charge timer and a high-level signal disables this feature.

Note that this applies to both AC and USB charging.



### **TIMER FAULT RECOVERY**

As shown in Figure 4, the bqTINY-II provides a recovery method to deal with timer-fault conditions. The following discussion summarizes this method:

Condition #1: The charge voltage is above the recharge threshold (V<sub>(RCH)</sub>), and a timeout fault occurs

**Recovery method:** bqTINY-II waits for the battery voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge or battery removal. When the battery voltage falls below the recharge threshold, the bqTINY-II clears the fault and starts a new charge cycle. Toggling POR,  $\overline{\text{CE}}$ , or  $\overline{\text{TTE}}$  also clears the fault.

Condition #2: The charge voltage is below the recharge threshold (V<sub>(RCH)</sub>), and a timeout fault occurs

**Recovery method:** In this scenario, the bqTINY-II applies the  $I_{(FAULT)}$  current. This small current is used to detect a battery-removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, then the bqTINY-II disables the  $I_{(FAULT)}$  current and executes the recovery method described for condition #1. When the battery voltage falls below the recharge threshold, the bqTINY-II clears the fault and starts a new charge cycle. Toggling POR,  $\overline{CE}$ , or  $\overline{TTE}$  also clears the fault.

#### APPLICATION INFORMATION

#### THERMAL CONSIDERATIONS

The bqTINY-II is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled, QFN/SON PCB Attachment Application Note (TI Literature Number SLUA271).

The most common measure of package thermal performance is thermal impedance ( $\theta_{JA}$ ) measured (or modeled) from the device junction to the air surrounding the package surface (ambient). The mathematical expression for  $\theta_{JA}$  is:

$$\theta_{\mathsf{JA}} = \frac{\mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{A}}}{\mathsf{P}} \tag{5}$$

Where:

- T<sub>J</sub> = device junction temperature
- T<sub>A</sub> = ambient temperature
- P = device power dissipation

Factors that can greatly influence the measurement and calculation of  $\theta_{1A}$  include:

- · whether or not the device is board mounted
- trace size, composition, thickness, and geometry
- orientation of the device (horizontal or vertical)
- volume of the ambient air surrounding the device under test and airflow\_lus549
- whether other surfaces are in close proximity to the device being tested

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal power FET. It can be calculated from the following equation:

$$P = (V_{IN} - V_{I(BAT)}) \times I_{O(OUT)}$$
(6)

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See Figure 2.

#### PCB LAYOUT CONSIDERATIONS

It is important to pay special attention to the PCB layout. The following provides some guidelines:

SLUS549E-DECEMBER 2002-REVISED NOVEMBER 2007



- To obtain optimal performance, the decoupling capacitor from V<sub>CC</sub> to V<sub>SS</sub> and the output filter capacitors from OUT to VSS should be placed as close as possible to the bqTINY, with short trace runs to both signal and V<sub>SS</sub> pins.
- All low-current V<sub>SS</sub> connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small-signal ground path and the power-ground path.
- The BAT pin is the voltage feedback to the device. It should be connected with its trace as close to the battery pack as possible.
- The high-current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
- The bqTINY-II is packaged in a thermally-enhanced MLP package. The package includes a thermal pad to
  provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design
  guidelines for this package are provided in the application note entitled: QFN/SON PCB Attachment
  Application Note (TI Literature No. SLUA271).





30-Sep-2014

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24020DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	AZS	Samples
BQ24020DRCRG4	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	AZS	Samples
BQ24022DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	AZU	Samples
BQ24022DRCRG4	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	AZU	Samples
BQ24023DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AZV	Samples
BQ24023DRCRG4	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AZV	Samples
BQ24024DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	AZW	Samples
BQ24025DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AZX	Samples
BQ24025DRCRG4	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AZX	Samples
BQ24026DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ANR	Samples
BQ24027DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ANS	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



in homogeneous material)

# PACKAGE OPTION ADDENDUM

30-Sep-2014

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Jul-2017


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24020DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24022DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24023DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24024DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24025DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24026DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24027DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 21-Jul-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24020DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
BQ24022DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
BQ24023DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
BQ24024DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
BQ24025DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
BQ24026DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
BQ24027DRCR	VSON	DRC	10	3000	367.0	367.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Small Outline No—Lead (SON) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



# DRC (S-PVSON-N10)


# PLASTIC SMALL OUTLINE NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

# DRC (S-PVSON-N10)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.