

General Description

The MAX4908/MAX4909 dual 3:1 clickless audio multiplexers feature negative-signal capability that allows signals as low as VCC - 5.5V to pass through without distortion. These analog multiplexers have a low onresistance (0.38 Ω), low supply current, and operate from a single +1.8V to +5.5V supply.

The MAX4908 has shunt resistors on all input terminals, while the MAX4909 has shunt resistors on all input terminals except X0 and Y0. This feature reduces click-andpop sounds by automatically discharging the capacitance at the input terminal when they are not connected. A break-before-make feature further reduces popping.

The MAX4908/MAX4909 use two digital control inputs CB1 and CB2 to switch between signals. The digital control inputs can accept up to +5.5V independent of the supply voltage.

The MAX4908/MAX4909 are available in 12-bump UCSP™ and 14-pin TDFN-EP packages and operate over the -40°C to +85°C extended temperature range.

Applications

Cell Phones PDAs and Handheld Devices Notebook Computers MP3 Players

UCSP is a trademark of Maxim Integrated Products, Inc.

Features


- **♦** Distortion-Free Negative Signal Throughput Down to Vcc - 5.5V
- ♦ Internal Shunt Resistors Reduce Click-and-Pop Sounds
- ♦ High PSRR Reduces Supply Noise
- ♦ Low On-Resistance (0.38Ω typ)
- ♦ Channel-to-Channel Matching: 0.1Ω max
- On-Resistance Flatness: 0.35Ω max
- ♦ Single +1.8V to +5.5V Supply Voltage
- ◆ -70dB typ Crosstalk (20kHz)
- ◆ -80dB typ Off-Isolation (20kHz)
- ♦ 0.02% typ Total Harmonic Distortion
- ♦ 50nA Leakage Current
- ♦ 50nA Supply Current

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK	PKG CODE
MAX4908ETD+T	-40°C to +85°C	14 TDFN-EP**	ABI	T1433-2
MAX4908EBC+T*	-40°C to +85°C	12 UCSP	ACY	B12-1
MAX4909ETD+T	-40°C to +85°C	14 TDFN-EP**	ABJ	T1433-2
MAX4909EBC+T*	-40°C to +85°C	12 UCSP	ACZ	B12-1

⁺Denotes lead-free package.

Pin Configurations



NIXIN

Maxim Integrated Products 1

^{*}Future product—contact factory for availability.

^{**}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)	
V _{CC} , CB	0.3V to +6.0V
X, X_, Y, Y	$(V_{CC} - 6V)$ to $(V_{CC} + 0.3V)$
Continuous Current X, X_, Y, Y	±300mA
Peak Current X, X_, Y, Y_ (pulsed a	at 1ms,
50% Duty Cycle)	±400mA
Peak Current X, X_, Y, Y_ (pulsed a	at 1ms,
10% Duty Cycle)	±500mA

Continuous Power Dissipation (T _A = +70°C 12-Bump UCSP (derate 6.5mW/°C above + 14-Pin TDFN, Single-Layer Board	,
(derate 18.5mW/°C above +70°C)	1482mW
14-Pin TDFN, Multilayer Board	
(derate 24.4mW/°C above +70°C)	1951mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +2.7V \text{ to } +5.5V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3.0V, T_A = +25^{\circ}\text{C.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS
POWER SUPPLY	1						•
Supply Voltage	Vcc			1.8		5.5	V
		$V_{CC} = +5.5V, V_{CB} = 0V \text{ or } V$	CC		0.05	2	
Supply Current	Icc	$V_{CC} = +2.7V, V_{CB} = +0.5 \text{ or}$	$V_{CC} = +2.7V$, $V_{CB} = +0.5$ or $+1.4V$			4	4 μA
		$V_{CC} = +5.5V, V_{CB} = +0.5 \text{ or}$	+1.4V			8	
ANALOG SWITCH							
Analog Signal Range (Note 2)	V _X _, V _Y _, V _X , V _Y	·=·		Vcc	V		
On-Resistance	Dov	V _{CC} = +2.7V; V _X = V _Y = V _{CC} - 5.5V; -1V, 0V, +1V,	T _A = +25°C		0.38	0.75	Ω
(Note 3)	Ron	$+2V$, V_{CC} ; $I_{X_{-}} = I_{Y_{-}} = 100 \text{mA}$	$T_A = T_{MIN}$ to T_{MAX}			0.8	\$2
On-Resistance Match Between Channels (Notes 3 and 4)	ΔR _{ON}	Between X0 and Y0, X1 and Y VCC = +2.7V; Vx_ or Vy_ = 0\	,			0.1	Ω
On-Resistance Flatness (Notes 3 and 5)	R _{FLAT}	V _{CC} = +2.7V; V _X = V _Y = V _C -1V, 0, +1V, +2V, V _{CC} ; I _X = I	, ,			0.35	Ω
Shunt Switch Resistance	Rsh				3.8	6	kΩ
X0, Y0 Off-Leakage Current	I _L (OFF)	V _{CC} = +2.7V, switch open, V _{XD} or V _{YD} = -2.5V or +2.5V.	T _A = +25°C	-50		+50	nA
(MAX4909)		V_X or $V_Y = +2.5V$ or $-2.5V$	$T_A = T_{MIN}$ to T_{MAX}	-200		+200	I IIA
X, Y On-Leakage Current	I _{L(ON)}	V _{CC} = +2.7V, switch closed, V _{X0} or V _{Y0} = -2.5V or +2.5V		-100		+100	nA
A, I OII-Leanage Currell	IL(ON)	or unconnected, $V_X = V_Y =$ -2.5V or +2.5V or floating	$T_A = T_{MIN}$ to T_{MAX}	-300		+300	IIA

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} = +2.7 \text{V to } +5.5 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +3.0 \text{V}, T_A = +25 ^{\circ}\text{C}.)$ (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC CHARACTERISTIC	S					
Turn-On Time	ton	V_{CC} = +2.7V, CB_{-} = low to high, R_{L} = 50 Ω , C_{L} = 5pF, Figure 2		1.0		μs
Turn-Off Time	tOFF	V_{CC} = +2.7V, CB_{-} = high to low, R_{L} = 50 Ω , C_{L} = 5pF, Figure 2		1.0		μs
Break-Before-Make Delay Time	t _D	V_{CC} = +2.7V, CB_{-} = low to high or high to low, R_{L} = 50 Ω , C_{L} = 5pF, Figure 3	1.0	15		ns
Charge Injection	Q	$V_X = V_Y = 0V$, $R_{GEN} = 0\Omega$, $C_L = 1$ nF, Figure 4		300		рС
Power-Supply Rejection Ratio	PSRR	$f = 20kHz$, V_X or $V_Y = 1V_{RMS}$, $R_L = 50\Omega$, $C_L = 5pF$		60		dB
Off-Isolation	V _{ISO}	$f = 20kHz$, $V_X = V_Y = 1V_{RMS}$, $R_L = 50\Omega$, Figure 5 (Note 6)		-80		dB
Crosstalk	VCT	$f = 20kHz$, V_X or $V_Y = 1V_{RMS}$, $R_L = 50\Omega$, Figure 5		-70		dB
Total Harmonic Distortion	THD	f = 20Hz to 20kHz, Vx or Vy = 0.5Vp-p, RL = 50Ω , DC bias = 0		0.02		%
X_, Y_ Off-Capacitance	C _{X_(OFF)} C _{Y_(OFF)}	$f = 1MHz$, V_X or $V_Y = 0.5V_{P-P_1}$ DC bias = 0, Figure 6		200		pF
X, Y On-Capacitance	C _{X(ON)} C _{Y(ON)}	f = 1MHz, V _X or V _Y = 0.5V _{P-P,} DC bias = 0, Figure 6		450		pF
DIGITAL INPUTS (CB_)						
Input Logic High	VIH		1.4	•		V
Input Logic Low	V _{IL}				0.5	V
Input Leakage Current	ICB	V _{CB} _ = 0V or V _{CC}	-1		+1	μΑ


- Note 1: All parameters are production tested at $T_A = +25$ °C and guaranteed by design over the specified temperature range.
- Note 2: Signals on X, Y, X_, or Y_ exceeding V_{CC} are clamped by internal diodes. Limit forward-diode current to maximum current rating.
- **Note 3:** Guaranteed by design; not production tested.
- **Note 4:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$.
- **Note 5:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.
- Note 6: X Off-Isolation = $20\log_{10} [V_X / V_X]$, $V_X = \text{output}$, $V_X = \text{input to off switch}$. Y Off-Isolation = $20\log_{10} [V_Y / V_Y]$, $V_Y = \text{output}$, $V_Y = \text{input to off switch}$.


Typical Operating Characteristics


($V_{CC} = 3.0V$, $T_A = +25$ °C, unless otherwise noted.)



















LOGIC THRESHOLD





SUPPLY CURRENT vs. LOGIC INPUT VOLTAGE





Typical Operating Characteristics (continued)


(V_{CC} = 3.0V, T_A = +25°C, unless otherwise noted.)














Pin Description

Р	IN	NAME	FUNCTION
TDFN	UCSP	NAME	FUNCTION
1	B4	Vcc	Positive Supply Voltage Input
2	C4	Х	Analog Output X Common Terminal
3,10	_	N.C.	No Connection. Not internally connected.
4	C3	X2	Analog Input X2
5	C2	X1	Analog Input X1
6	B2	CB1	Digital Control Input 1
7	C1	X0	Analog Input X0
8	B1	GND	Ground
9	A1	Y0	Analog Input Y0
11	A2	Y1	Analog Input Y1
12	A3	Y2	Analog Input Y2
13	В3	CB2	Digital Control Input 2
14	A4	Υ	Analog Output Y Common Terminal
EP		EP	Exposed Pad. Connect to ground or leave unconnected.

Detailed Description

The MAX4908/MAX4909 dual 3:1 clickless audio multiplexers are low 0.38 Ω (typ) on-resistance, low 150nA (typ) supply current, high power-supply rejection ratio (PSRR) devices that operate from a +1.8V to +5.5V single supply. These devices feature a negative signal capability that allows signals below GND to pass through without distortion and break-before-make switching.

The MAX4908/MAX4909 use two digital control bits CB1 and CB2 to switch between signals (see Table 1.) The MAX4908 has shunt resistors on all of the unselected terminals to suppress click-and-pop sounds that may occur from switching to a pre-charged terminal. The MAX4909 does not have click-and-pop suppression resistors on X0 and Y0 terminals for applications that do not require pre-discharge switching.

Table 1. Truth Table

CB1	CB2	COMMON X	COMMON Y
0	0	Hi-Z	Hi-Z
0	1	Connected to X0	Connected to Y0
1	0	Connected to X1	Connected to Y1
1	1	Connected to X2	Connected to Y2

Applications Information

Digital Control Inputs


The MAX4908/MAX4909 logic inputs accept up to +5.5V regardless of supply voltage. For example, with a +3.3V supply, CB_ can be driven low to GND and high to +5.5V, allowing for mixing of logic levels in a system. Driving CB_ rail-to-rail minimizes power consumption. For a +3.3V supply voltage, the logic thresholds are +0.5V (low) and +1.4V (high).

Analog Signal Levels

The MAX4908/MAX4909 have a low on-resistance of 0.38Ω (typ) and the on-resistance flatness is guaranteed over temperature and will show minimal variation over the entire voltage supply range (see the *Typical Operating Characteristics*). The on-resistance flatness and low-leakage features make it ideal for bidirectional operation. The switches are bidirectional, so X_, Y_, and common terminals X and Y pins can be either inputs or outputs.

These devices pass signals as low as $V_{\rm CC}$ - 5.5V, including signals below ground with minimal distortion.

Functional Diagram



Click-Pop Suppression

The MAX4908 has a $3.8k\Omega$ (typ) shunt resistor on all of its input terminals to automatically discharge any capacitance when they are not connected to common terminal X and Y. The MAX4909 has shunt resistors on all terminals except X0 and Y0. The shunt resistors reduce audible click-and-pop sounds that occur when switching between audio sources.

Audible clicks and pops are caused when a step DC voltage is switched into the speaker. The DC step transients can be reduced by automatically discharging the

side that is not connected to the common terminal, thus reducing any residual DC voltage and clicks and pops.

Break-Before-Make Switching

The MAX4908/MAX4909 feature break-before-make switching, which is configured to break (open) the first set of contacts before engaging (closing) the new contacts. This prevents the momentary connection of the old and new signal paths to the output, further reducing click-and-pop sounds.




Figure 1. Typical Application Circuit

Power-Supply Sequencing and Overvoltage Protection

Caution: Do not exceed the Absolute Maximum Ratings since stresses beyond the listed ratings may cause permanent damage to the device.

Proper power-supply sequencing is recommended for all CMOS devices. Improper supply sequencing can force the switch into latch-up, causing it to draw excessive supply current. The only way out of latch-up is to recycle the power and reapply properly. Connect all ground pins first, apply power to $V_{\rm CC}$, and finally apply signals to $X_{\rm L}$, $Y_{\rm L}$, and common terminals. Follow the reverse order upon power down.

_UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, printed circuit board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, go to the Maxim's website at www.maxim-ic.com/ucsp and search for the Application Note, "UCSP – A Wafer-Level Chip-Scale Package."

Test Circuits/Timing Diagrams




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval




Figure 4. Charge Injection

Test Circuits/Timing Diagrams (continued)




Figure 5. On-Loss, Off-Isolation, and Crosstalk





Figure 6. Channel Off/On-Capacitance

Chip Information

PROCESS: BiCMOS

Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



COMIN	ON DIME	NSIONS	1							
SYMBOL	MIN.	MAX.	1							
A	0.70	0.80]							
D	2.90	3.10								
E	2.90		1							
A1	0.00									
L k	0.20	0.40 25 MIN.								
A2		20 REF.								
	U.	LO INLI .	J							
									,	
PACKAGE VAI	RIATIONS	3]	
PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e	DOWNBONDS ALLOWED]	
T633-1	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF	NO	1	
T633-2	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF	NO	1	
T833-1	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	NO	1	
T833-2	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	NO	1	
T833-3	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF	YES	1	
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF	NO	1	
T1433-1	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF	YES	1	
T1433-2	14	1.70±0.10	2.30±0.10	0.40 BSC		0.20±0.05	2.40 REF	NO	1	
NOTES: I. ALL DIMENS 2. COPLANARI 3. WARPAGE S 4. PACKAGE L SPECIAL O	TY SHALI SHALL NO ENGTH/F SHARACTE	NOT EXCED PACKAGE WERISTIC(S).	EED 0.08 n 0.10 mm. IDTH ARE C	onsidered	AS IENSIONS "D2" ANI) "E2",	A	241140	/VI/JX	

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.